

# Introduction to CMOS VLSI Design

## MOSFETs Lecture B

Peter Kogge  
University of Notre Dame  
Fall 2015,2018

Based on material from  
Prof. Jay Brockman, Joseph Nahas: University of Notre Dame  
Prof. David Harris, Harvey Mudd College  
<http://www.cmosvlsi.com/coursematerials.html>

## Outline

- Lecture A
  - IEEE Notation and IV curves
  - MOS Gate
  - Water Model
  - nMOS Ideal Long Channel I-V Model
  - Supplementary Material – More Careful Computation
- *Lecture B*
  - *Reading the I-V Curves*
  - *Sample Technologies*
  - *Load Lines and an NMOS Inverter*
  - *A CMOS Inverter*
- Lecture C
  - DC Transfer Curves for an Inverter
  - Ideal vs Real
  - Real-World Effects

# Reading the IV Curve

MOSFETs-B

CMOS VLSI Design

Slide 3


## Summary: Long Channel Model

William Shockley 1<sup>st</sup> order transistor models  
1952 *A Unipolar Field Effect Transistor*

$$I_{ds} = \begin{cases} 0, & V_{gs} < V_t \text{ Cutoff} \\ \beta(V_{GT} - V_{ds}/2) * V_{ds}, & V_{gs} > V_t \text{ and } V_{ds} < V_{dsat} \text{ Linear} \\ \beta V_{GT}^2 / 2, & V_{ds} > V_{dsat} \text{ Saturation} \end{cases}$$

Where:



- $C_{ox} = \epsilon_{ox} / t_{ox}$
- $\beta = (\epsilon_{ox} * \mu / t_{ox}) * (W/L) = C_{ox} * \mu * W/L$
- $V_{GT} = V_{gs} - V_t$
- $V_{dsat} = V_{GT}$



MOSFETs-B


CMOS VLSI Design

Slide 4



# Reading The Graph

Vgs(V)	Vds(V)	I <sub>ds</sub> (uA)	Region ?
0.8	0		
0.8	0.2		
0.8	0.4		
0.8	0.6		
0.8	1		
	0.8	650	
	0.8	110	
0.1	0.2		
0.1	1		



- $\beta = 242$
- $V_t = 0.7$

MOSFETs-B

CMOS VLSI Design



Slide 7

# Understanding The I-V Graph: Fixed V<sub>gs</sub>

- AMI 600nm example
  - $t_{ox} = 100 \text{ \AA} = 10 \text{ nm}$
  - $\mu = 350 \text{ cm}^2/\text{V}\cdot\text{s}$
  - $V_t = 0.7 \text{ V}$

- If we fix V<sub>gs</sub>, the device looks like a non-linear resistor

- E.g. V<sub>gs</sub> = 4V
- In **saturated** region:  $\sim 1.25\text{ma}$  constant current
- In **linear** region:  $\sim 2.5\text{V}/0.00125 \text{ ma} = 2\text{K}\Omega$



MOSFETs-B

CMOS VLSI Design

Slide 8

## Let's Check the Equation: Fixed $V_{gs}$

$$I_{ds} = \begin{cases} 0, & V_{gs} < V_t \text{ Cutoff} \\ \beta(V_{gs} - V_t - V_{ds}/2) * V_{ds}, & V_{gs} > V_t \text{ and } V_{ds} < V_{dsat} \text{ Linear} \\ = (-\beta/2) * V_{ds}^2 + \beta(V_{gs} - V_t) * V_{ds} \\ = -121 * V_{ds}^2 + (242V_{gs} - 169) * V_{ds} \\ \beta((V_{gs} - V_t)^2 / 2), & V_{ds} > V_{dsat} \text{ Saturation} \\ = \text{a constant} \end{cases}$$

MOSFETs-B



CMOS VLSI Design

Slide 9

## Understanding The I-V Graph: Fixed $V_{ds}$

- Same technology as before
- If we fix  $V_{ds}$ , then  $I_{ds}$  is a function of  $V_{gs}$

$V_{gs}$ (V):	0	0.5	1	1.5	2	2.5	3	3.5	4	4.5	5
$I_{ds}$ (uA):	0	0	11	77	204	391	628	870	1111	1353	1595



Interesting Region: almost linear voltage to current conversion

MOSFETs-B

CMOS VLSI Design

Slide 10

## Let's Check the Equation: Fixed $V_{ds}$

$$I_{ds} = \begin{cases} 0, & V_{gs} < V_t \text{ Cutoff} \\ \beta(V_{gs} - V_t - V_{ds}/2) * V_{ds}, & V_{gs} > V_t \text{ and } V_{ds} < V_{dsat} \text{ Linear} \\ = (\beta * V_{ds}) * V_{gs} - (V_t + V_{ds}/2) * V_{ds} \\ \beta((V_{gs} - V_t)^2 / 2), & V_{ds} > V_{dsat} \text{ Saturation} \\ = (\beta/2)V_{gs}^2 - (\beta V_t) V_{gs} + (\beta/2)V_t^2 \end{cases}$$

MOSFETs-B


CMOS VLSI Design

Slide 11

## Knobs for Designers to Change

- ❑ Typically logic designer has no control over
  - $\epsilon_{ox}$ : thin ox permittivity
  - $t_{ox}$ : thickness of oxide
  - $\mu$ : mobility
  - $V_t$ : threshold voltage
- ❑ Only knobs left to change
  - Overall  $V_{dd}$ : but usually selected at system level
  - $L$ : length – but there is a *minimum* ( $2\lambda$ )

**➔ W: width**




MOSFETs-B

CMOS VLSI Design

Slide 12

## Example: Doubling W Approximately Doubles Current



MOSFETs-B

CMOS VLSI Design

Slide 13

## Sample Technologies

MOSFETs-B



CMOS VLSI Design

Slide 14

## Approximating the ND Process

- $L = 2000\text{nm}$
- $W/L = 10$
- $t_{\text{ox}} = 2\text{\AA} = 20\text{ nm}$
- $\mu = 350\text{ cm}^2/\text{V}\cdot\text{s}$
- $V_t = 0.5\text{ V}$
- $\epsilon_r = 3.9$

Real devices seem to have extra "Source Resistance" of about 120 ohms. Explains the difference.




MOSFETs-B

CMOS VLSI Design

Slide 15

## 600nm AMI Semiconductor

- $t_{\text{ox}} = 100\text{ \AA} = 10\text{ nm}$
- $\mu = 350\text{ cm}^2/\text{V}\cdot\text{s}$
- $V_t = 0.7\text{ V}$
- $\epsilon_r = 3.9$
- $\epsilon_0 = 8.85 \cdot 10^{-14}\text{ F/cm}$
- $W/L = 4/2$



$$\beta = \frac{\mu\epsilon W}{t_{\text{ox}}L} = (350) \left( \frac{3.9 \cdot 8.85 \cdot 10^{-14}}{10 \cdot 10^{-7}} \right) \left( \frac{W}{L} \right) = 120 \left( \frac{W}{L} \right) \left( \frac{\mu\text{A}}{\text{V}^2} \right)$$

MOSFETs-B


CMOS VLSI Design

Slide 16



# 180 nm NMOS Characteristics

$$I_{ds} = 0.24 \left( (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right) \left( \frac{mA}{V^2} \right)$$




MOSFETs-B

CMOS VLSI Design

Slide 17

# 180 nm pMOS I-V

- All dopings and voltages are inverted for pMOS
- Mobility  $\mu_p$  is determined by holes
  - Typically 2-3x lower than that of electrons  $\mu_n$
  - 120  $\text{cm}^2/\text{V}^*\text{s}$  in AMI 0.6  $\mu\text{m}$  process
- Thus pMOS must be wider to provide same current
  - In this class, assume  $\mu_n / \mu_p = 2$




MOSFETs-B

CMOS VLSI Design

Slide 18

## The 65nm Process from p.67

- $t_{ox} = 10.5 \text{ \AA} = 1.05 \text{ nm}$
- $\mu_N = 80 \text{ cm}^2/\text{V}\cdot\text{s}$ ;
- $V_t = 0.3 \text{ V}$
- $W/L = 2$
- $\epsilon_r = 3.9$



MOSFETs-B

CMOS VLSI Design



Slide 19

## Load Lines and An NMOS Inverter

CMOS VLSI Design

## An NMOS and a Resistor

- Basic Resistor:  $V_R = R \cdot I_R$
- But in the Circuit:
  - $I_d = I_R$
  - $V_R = V_{DD} - V_{ds}$
- Thus:  $I_d = (V_{DD} - V_{ds}) / R$



$I_d, V_{ds}$  MUST be on this line, Regardless of  $V_{gs}$

MOSFETs-B


CMOS VLSI Design

Slide 21

## Finding The Circuit I-V


To compute how circuit responds:

- Overlay resistor on transistor IV
- For each  $V_{gs}$ , find intersection



**R=2000  $\Omega$**

$V_{gs}$	$I_{ds}$ ( $\mu A$ )	$V_{ds}$ (V)
0	0	5
0.5	0	5
1	11	4.978
1.5	77	4.846
2	204	4.592
2.5	391	4.218
3	639	3.722
3.5	947	3.106
4	1238	2.524
4.5	1400	2.2
5	1550	1.9




MOSFETs-B

CMOS VLSI Design

Slide 22

## Plotting The Results



What is interesting about  $V_{gs}$ ,  $V_{ds} = 2.5V$ ?


MOSFETs-B

CMOS VLSI Design

Slide 23

## Picking a Resistor Value

- What is  $I_{ds}$  when  $V_{ds} = V_{gs} = V_{dd}/2$ ?
- $R = V_{dd}/(2I_{ds})$





MOSFETs-B

CMOS VLSI Design

Slide 24

## What Is the $V_{gs} = "1"$ Current?



This represents a static power of  $\sim 3mW$  for just one gate!

MOSFETS-B

CMOS VLSI Design


Slide 25

## A CMOS Inverter

CMOS VLSI Design

## Now We Have 2 Transistors: Questions

- ❑ Do we need load lines to determine output voltages if input is
  - Either “0” (Ground)
  - Or “1” (Vdd)?
- ❑ Is there any static power if input is either “0” or “1”?
- ❑ Why then do we care about size (W/L) of each transistor?




MOSFETs-B

CMOS VLSI Design

Slide 27

## A CMOS Inverter in Context




- ❑ Downstream circuits look like a capacitor on inverter output
  - All connected transistor gates
  - Wiring
  - Other (addressed later)
- ❑ Thus Y looks like RC circuit
  - With P-type the “pull-up” R
  - And N-type the “pull-down” R
- ❑ To make rise and fall times approximately symmetric:
  - Want  $I_{dsat}$  of N & P types to be equal

MOSFETs-B

CMOS VLSI Design

Slide 28

## Let's Look at the Equations




- $V_{dd} = V_{gsp} - V_{gsn}$
- $V_{dd} = V_{dsn} - V_{dsp}$
- To make currents equal:  $I_{dp} = -I_{dn}$

MOSFETs-B

CMOS VLSI Design

Slide 29

## Let's Connect the N and P I-V Curves




Tough to find where equations satisfied.

MOSFETs-B

CMOS VLSI Design

Slide 30

## To Match Equations: Flip P-type IV and Move Right




- Above is for identically sized N and P transistors
- Remember: N and P mobility different

MOSFETs-B

CMOS VLSI Design

Slide 31

## What If We Make P type Wider by Same Factor as Mobility Difference



MOSFETs-B

CMOS VLSI Design

Slide 32



## Rule of Thumb

- ❑ To equalize currents, make average  $I_{dsat}$  for Pull-Down and Pull Up networks equal
- ❑ Average difference in mobility is ~2
- ❑ Thus for inverter:
  - Make P-type twice as wide as N