

Introduction to
CMOS VLSI
Design

MOSFETs:
The Long Channel, Ideal, or
Shockley Model

Peter Kogge
University of Notre Dame
Fall 2015, 2018

Based on material from
Prof. Jay Brockman, Joseph Nahas: University of Notre Dame
Prof. David Harris, Harvey Mudd College
<http://www.cmosvlsi.com/coursematerials.html>


Outline

- **Lecture A**
 - *IEEE Notation and IV curves*
 - *MOS Gate*
 - *Water Model*
 - *nMOS Ideal Long Channel I-V Model*
 - *Supplementary Material – More Careful Computation*
- **Lecture B**
 - Reading the I-V Curves
 - Sample Technologies
 - Load Lines and an NMOS Inverter
 - A CMOS Inverter
- **Lecture C**
 - DC Transfer Curves for an Inverter
 - Ideal vs Real
 - Real-World Effects

IEEE Notation And IV Curves


IEEE Standard Device Notation

- V_{ab} = voltage between terminals with “a” positive and “b” negative.
 - By definition: $V_{ab} = -V_{ba}$
- V_a = voltage at terminal “a” relative to some standard terminal
- I_a is current into terminal “a”.
 - Electrons are flowing out.
- Denoting dependence on time:
 - Upper case, V or I, denote time independent (DC) values;
 - Lower case, v or i, denote time dependent values.



Introduction

- ❑ So far, transistors = ideal switches
- ❑ Reality: ON transistor passes finite current
 - Depends on terminal voltages
 - Derived from **current-voltage (I-V)** relationships
- ❑ Transistor gate, source, drain also have capacitance
 - $I = C (\Delta V / \Delta t) \rightarrow \Delta t = (C / I) \Delta V$
 - Capacitance and current determine speed
- ❑ V_g, V_s, V_d : voltages as measured from body




MOSFETs-A

CMOS VLSI Design

Slide 5

IV Curves: Simple 2-Terminal Devices




MOSFETs-A

CMOS VLSI Design

Slide 6

IV Curves: Switched Resistance




MOSFETs-A

CMOS VLSI Design

Slide 7

IV Curves: Potentiometer




MOSFETs-A

CMOS VLSI Design


Slide 8

IV Curves: Diode



Assume resistance R a function of V :

- $= R_1$ (large) for $V < V_T$
- $= R_2$ (small) for $V > V_T$




MOSFETs-A

CMOS VLSI Design


Slide 9

IV Curves: Voltage-Sensitive Resistor



Assume resistance R a function of V :

- $= R_1$ (i.e. constant) for $V < V_{sat}$
- $= V(R_1/V_{sat})$ for $V > V_{sat}$




MOSFETs-A

CMOS VLSI Design

Slide 10

IV Curves: 3-Terminal Device




Assume resistance R a function of V :

- $= R_1$ (i.e. constant) for $V < V_{sat}$
- $= V(R_1/V_{sat})$ for $V > V_{sat}$

AND R_1 is a function of V_{gs}

- Larger V_{gs} reduces R_1



MOSFETs-A

CMOS VLSI Design

Slide 11

MOS Gate and Effect on Channel

MOSFETs-A

CMOS VLSI Design

Slide 12

CMOS R and C

Gate Capacitance
 Source/Drain Capacitance
 Channel On-Resistance
 Interconnect Capacitance and Resistance

A \rightarrow R_{eq} A_o

MOSFETs-A
CMOS VLSI Design
Slide 13

MOS Gate Capacitor

- Gate and body form MOS capacitor
- Operating modes

Accumulation mode:
Holes attracted below gate


polysilicon gate
 silicon dioxide insulator
 p-type body

MOSFETs-A
CMOS VLSI Design
Slide 14


MOS Gate Capacitor

- Gate and body form MOS capacitor
- Operating modes

Accumulation



Depletion Mode: Holes repelled from under gate



MOSFETs-A


CMOS VLSI Design

Slide 15


MOS Gate Capacitor

- Gate and body form MOS capacitor
- Operating modes

Accumulation




Depletion



V_T is the gate voltage at the THRESHOLD
between Depletion and Inversion

Inversion Mode:

Holes further repelled
Free electrons attracted




MOSFETs-A

CMOS VLSI Design

Slide 16

Channel Current

- ❑ What happens if right side more positive relative to left?
- ❑ Electrons in Inversion Region leaves channel to right
- ❑ Replacement electrons enter from left →
- ❑ Current moves from right to left ←




MOSFETs-A

CMOS VLSI Design

Slide 17

Terminal Voltages

- ❑ Mode of operation depends on V_g , V_d , V_s
 - $V_{gs} = V_g - V_s$
 - $V_{gd} = V_g - V_d$
 - $V_{ds} = V_d - V_s = V_{gs} - V_{gd}$
- ❑ Source and drain are symmetric diffusion terminals
 - By convention, source is terminal at lower voltage (nmos)
 - Hence $V_{ds} \geq 0$
- ❑ Also assume nMOS body is grounded.




MOSFETs-A

CMOS VLSI Design

Slide 18

Regions of Operation

- ❑ **Assume**
 - nMOS body is grounded.
 - First assume source is 0 V too.
- ❑ **Three regions of operation**
 - *Cutoff*
 - *Linear*
 - *Saturation*
- ❑ **Each region has different relationship between currents and voltages**
- ❑ **Based largely on V_{gs} vs V_T**




MOSFETs-A

CMOS VLSI Design

Slide 19

$V_{gs} < V_T$: nMOS Cutoff

- ❑ **No “channel”**
- ❑ $I_d = I_{ds}$ (source & body same)
- ❑ $I_{ds} = I_d = 0$



Note: source and drain do have “free” electrons


MOSFETs-A

CMOS VLSI Design

Slide 20

$V_{gs} > V_T$ & $V_{ds} < (V_{gs} - V_T)$: nMOS Linear

- ❑ Channel forms
 - “Inversion” of charges
- ❑ $V_{ds} > 0$, but small
- ❑ Current flows from drain to source
 - e^- from source to drain
- ❑ I_{ds} increases with V_{ds}
 - As long as $V_{ds} < (V_{gs} - V_T)$
- ❑ Similar to linear resistor





MOSFETs-A

CMOS VLSI Design

Slide 21

nMOS Saturation

- ❑ When V_{ds} becomes sufficiently large, channel “pinches off”
 - $V_{ds} > V_{gs} - V_T$
- ❑ I_d becomes independent of V_{ds}
- ❑ We say “current saturates”
- ❑ Similar to current source
- ❑ Denoted I_{dsat}



MOSFETs-A

CMOS VLSI Design


Slide 22

Summary Modes

- **Cutoff:** $V_{gs} < V_T$
 - No current flow across channel
- **Linear:** $V_{gs} > V_T$ and $V_{ds} > 0$ but small
 - Current approximately linear with V_{ds}
- **Saturation:** $V_{gs} > V_T$ and $V_{ds} \gg 0$
 - Current independent of V_{ds}

Water Model

Water Model (C. Sequin)




- Source/drain each have deep container of fluid
 - ❖ Applying positive voltage lowers top of container
- Gate has plunger
 - ❖ Starts at height V_T above surface
 - ❖ Positive voltage on gate lowers plunger

MOSFETs-A

CMOS VLSI Design

Slide 25

Regions of Operation



cutoff

no current

*current linear
with V_{DS}*



MOSFETs-A

CMOS VLSI Design

Slide 26



Regions of Operation (cont)

$$V_{DS} = V_{GS} - V_T$$





“pinch-off”

$$V_{DS} > V_{GS} - V_T$$



saturated

$$V_{GS} < V_T$$




cutoff

MOSFETs-A

CMOS VLSI Design

Slide 27

Idealized MOS I-V Characteristics: Different Lines for different V_{gs} values



MOSFETs-A

CMOS VLSI Design

Slide 28

"Long Channel" MOS Mathematical Model



MOSFETs-A

CMOS VLSI Design

Slide 29

MOS Device Notation

- V_{ds} is the voltage of the drain relative to the source.
 - By definition: $V_{ds} = -V_{sd}$
- V_{gs} is the voltage of the gate relative to the source.
- $I_{ds} = I_d$ is the current into the drain terminal.



MOSFETs-A


CMOS VLSI Design

Slide 30

MOS Device Notation

□ NMOS Typically:


- ❖ $V_{ds} \geq 0$
- ❖ $V_{gs} \geq 0$
- ❖ $I_d \geq 0$



NMOS

□ PMOS Typically

- ❖ $V_{ds} \leq 0$
- ❖ $V_{gs} \leq 0$
- ❖ $I_d \leq 0$



PMOS

MOSFETs-A

CMOS VLSI Design

Slide 31

MOS I-V Characteristics

□ In Linear region, I_{ds} depends on:

- How much charge is in the channel
- How fast is the charge moving

□ $I_{ds} = Q_{\text{channel}} / t$


- t = time for charge to transit channel

MOSFETs-A

CMOS VLSI Design

Slide 32

Key Dimensions




MOSFETs-A

CMOS VLSI Design

Slide 33

Calculating MOS I-V Relations

- $I_{ds} = \text{Charge_in_channel} / \text{Transit time}$
- $\tau = \text{transit times}$
- $Q = \text{charge in transit}$
- $\mu = \text{electron mobility}$
- $C_g = \text{gate capacitance}$
- $E = \text{electric field}$
- $\epsilon = \text{permittivity of gate dielectric}$




MOSFETs-A

CMOS VLSI Design

Slide 34

What's the Charge in the Channel?

- ❑ MOS gate structure looks like parallel plate capacitor while operating in inversion
 - Gate is "plate" on top
 - Oxide in middle is dielectric
 - Channel is other "plate"
- ❑ $Q = ?$




MOSFETs-A

CMOS VLSI Design

Slide 35

Channel Charge

- ❑ MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate - oxide - channel
- ❑ $Q_{\text{channel}} = CV$
- ❑ $Q_{\text{channel}} = CV$
- ❑ $Q_{\text{channel}} = CV$
- ❑ What's C?



MOSFETs-A

CMOS VLSI Design

Slide 36


Channel Charge

- ❑ MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate – oxide – channel

- ❑ $Q_{\text{channel}} = CV$

- ❑ $C = C_g = \epsilon_{\text{ox}} WL/t_{\text{ox}} = C_{\text{ox}} WL$ $C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$

- ❑ $V = ?$



MOSFETs-A

CMOS VLSI Design

Slide 37

Channel Charge

- ❑ MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate – oxide – channel


- ❑ $Q_{\text{channel}} = CV$

- ❑ $C = C_g = \epsilon_{\text{ox}} WL/t_{\text{ox}} = C_{\text{ox}} WL$

- ❑ $V = V_{gs} - V_t$

- ❑ But what's V_{gc} ?

$$C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$$




MOSFETs-A

CMOS VLSI Design

Slide 38

What is V_{gc} ? (The Simple Version)



- On the left of channel, its V_{gs}
- On the right of channel, $V_{gs} = V_{ds} + V_{gd}$ or $V_{gd} = V_{gs} - V_{ds}$
- Let's compute the average: $(V_{gs} + (V_{gs} - V_{ds}))/2 = V_{gs} - V_{ds}/2$

MOSFETs-A


CMOS VLSI Design

Slide 39

Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate - oxide - channel
- $Q_{\text{channel}} = CV$
- $C = C_g = \epsilon_{\text{ox}} WL/t_{\text{ox}} = C_{\text{ox}} WL$
- $V = V_{gc} - V_t = (V_{gs} - V_{ds}/2) - V_t$
- $Q = C_{\text{ox}} WL * ((V_{gs} - V_{ds}/2) - V_t)$

$$C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$$




MOSFETs-A

CMOS VLSI Design

Slide 40

Now Let's Compute Carrier Velocity

- ❑ Charge is carried by e-
- ❑ Electrons move along **source-drain E-field** lines toward + side
- ❑ Carrier **velocity v** proportional to *lateral* E-field between source and drain
- ❑ $v = \mu E$ μ called **mobility**




MOSFETs-A

CMOS VLSI Design

Slide 41

Si Electron and Hole Mobility



Electron Mobility 2-3X Hole Mobility

Significant Temperature Sensitivity (mobility drops)

MOSFETs-A

CMOS VLSI Design


Slide 42

Carrier velocity

- ❑ Charge is carried by e-
- ❑ Carrier velocity v proportional to lateral E-field between source and drain

❑ $v = \mu E$ μ called mobility

❑ $E = ?$



Carrier velocity


- ❑ Charge is carried by e-
- ❑ Carrier velocity v proportional to lateral E-field between source and drain

❑ $v = \mu E$ μ called mobility

❑ $E = V_{ds}/L$


- ❑ Time for carrier to cross channel:

▪ $t = ?$



Carrier velocity

- ❑ Charge is carried by e-
- ❑ Carrier velocity v proportional to lateral E-field between source and drain
- ❑ $v = \mu E$ μ called mobility
- ❑ $E = V_{ds}/L$
- ❑ Time for carrier to cross channel:
 - $t = L / v$



MOSFETs-A

CMOS VLSI Design

Slide 45

Linear Region: Putting It All Together

- ❑ $I_{ds} = Q_{channel} / t$
 - $Q_{channel} = CV$
 - $C = \epsilon_{ox} WL / t_{ox}$
 - $V = V_{gs} - V_t - V_{ds}/2$
 - $t = L / v$
 - $v = \mu E$
 - $E = V_{ds}/L$
- ❑ Thus: $I_{ds} = (\epsilon_{ox} WL / t_{ox}) * (V_{gs} - V_t - V_{ds}/2) / (L / (\mu * V_{ds}/L))$
- ❑ Or: $I_{ds} = \underbrace{(\epsilon_{ox} * \mu / t_{ox}) * (W/L)}_{\beta} * \underbrace{(V_{gs} - V_t - V_{ds}/2)}_{V_{GT}} * V_{ds}$

Valid for:

- $V_{gs} > V_t$
- But V_{ds} relatively small

- ❑ Or: $I_{ds} = \beta (V_{GT} - V_{ds}/2) * V_{ds}$

Where:

 - $\beta = C_{ox} * \mu * (W/L)$
 - $V_{GT} = V_{gs} - V_t$

MOSFETs-A

CMOS VLSI Design

Slide 46

Saturation Region

- V_{dsat} : **Drain Saturation Voltage**
 - V_{ds} value where channel no longer inverted in vicinity of drain
 - Saturation typically when $V_{ds} = V_{GT} = V_{gs} - V_t$
- Thus, $V_{dsat} = V_{GT} = V_{gs} - V_t$
- Substituting in prior equation: $I_{dsat} = \beta(V_{GT} - V_{dsat}/2) * V_{dsat}$

□ Or: $I_{dsat} = \beta V_{GT}^2 / 2$

Where:

- $C_{ox} = \epsilon_{ox} / t_{ox}$
- $\beta = (\epsilon_{ox} * \mu / t_{ox}) * (W/L) = C_{ox} * \mu * W/L$
- $V_{GT} = V_{gs} - V_t$
- $V_{dsat} = V_{GT}$

MOSFETs-A

CMOS VLSI Design

Slide 47


Summary: Long Channel Model

William Shockley 1st order transistor models
1952 *A Unipolar Field Effect Transistor*

$$I_{ds} = \begin{cases} 0, & V_{gs} < V_t \text{ Cutoff} \\ \beta(V_{GT} - V_{ds}/2) * V_{ds}, & V_{gs} > V_t \text{ and } V_{ds} < V_{dsat} \text{ Linear} \\ \beta V_{GT}^2 / 2, & V_{ds} > V_{dsat} \text{ Saturation} \end{cases}$$

Where:


- $C_{ox} = \epsilon_{ox} / t_{ox}$
- $\beta = (\epsilon_{ox} * \mu / t_{ox}) * (W/L) = C_{ox} * \mu * W/L$
- $V_{GT} = V_{gs} - V_t$
- $V_{dsat} = V_{GT}$



MOSFETs-A

CMOS VLSI Design

Slide 48




Knobs for Designers to Change

- ❑ Typically logic designer has no control over
 - ϵ_{ox} : thin ox permittivity
 - t_{ox} : thickness of oxide
 - μ : mobility
 - V_t : threshold voltage
- ❑ Only knobs left to change
 - Overall V_{dd} : but usually selected at system level
 - L : length – but there is a *minimum* (2λ)

➔ W : width

MOSFETs-A CMOS VLSI Design Slide 50

Example: Doubling W Approximately Doubles Current



MOSFETs-A

CMOS VLSI Design

Slide 51


Supplementary Material

MOSFETs-A

CMOS VLSI Design

Slide 52

More Careful Accounting for Channel Voltage Variation



$$dQ = \frac{\epsilon W dx}{t_{ox}} (V_{GS} - V_T - V(x))$$

$$\tau = \frac{dx}{\mu E} = \frac{dx}{\mu \frac{dV}{dx}} = \frac{dx^2}{\mu dV}$$


$$I = \frac{dQ}{\tau} = \frac{\mu \epsilon W dx}{t_{ox}} (V_{GS} - V_T - V(x)) \frac{dV}{dx}$$

MOSFETs-A

CMOS VLSI Design

Slide 53

Accounting for Channel Voltage Variation



$$\int_0^L Idx = \frac{\mu \epsilon W}{t_{ox}} \int_0^{V_{DS}} (V_{GS} - V_T - V) dV$$

I is independent of x

$$IL = \frac{\mu \epsilon W}{t_{ox}} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$I = \frac{\mu \epsilon W}{t_{ox} L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$


The Shockley Equation

MOSFETs-A

CMOS VLSI Design

Slide 54

Re-writing the Shockley Equation



$$I = \frac{\mu \epsilon W}{t_{ox} L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$I = k' \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$I = \beta \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

MOSFETs-A

CMOS VLSI Design

Slide 55

nMOS I-V Summary (The Same Equations as Before)

- **William Shockley 1st order transistor models**
 - 1952 A Unipolar Field Effect Transistor

$$I_d = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

MOSFETs-A

CMOS VLSI Design

Slide 56