













































































































	<b>Compari</b> Compare many alternatives w	<b>iS</b> rith	<b>ON</b> a spre	ead	sheet	
	Design	N	G	Ρ	D	]
Fastest	NAND4-INV	2	2	5	29.8	1
	NAND2-NOR2	2	20/9	4	30.1	
	INV-NAND4-INV	3	2	6	22.1	
	NAND4-INV-INV-INV	4	2	7	21.1	
	NAND2-NOR2-INV-INV	4	20/9	6	20.5	
	NAND2-INV-NAND2-INV	4	16/9	6	19.7	
	INV-NAND2-INV-NAND2-INV	5	16/9	7	20.4	
	NAND2-INV-NAND2-INV-INV-INV	6	16/9	8	21.6	
Logic	cal Effort C CMOS VLSI Desi	gn				- Slide 56

Term	Stage	Path
number of stages	1	N
logical effort	g	$G = \prod g_i$
electrical effort	$h = \frac{C_{\text{out}}}{C_{\text{in}}}$	$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$
branching effort	$b = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$	$B = \prod b_i$
effort	f = gh	F = GBH
effort delay	f	$D_F = \sum f_i$
parasitic delay	p	$P = \sum p_i$
delay	d = f + p	$D = \sum d_i = D_F + P$

## **Method of Logical Effort**





