

















General Input Capacitance: Minimum Transistors									
	# of Inputs	NAND	NOR						
	1	3C:In							
	2	4C	5C						
	3	?	?						
	4	?	?						
	Ν	?	?						
How At	pout for K inputs:	(K+2)C	(2K+1)C						
Logic	cal Effort A	CMOS VLSI Design		Slide 10					





Approximate Parasitic
Delay of Gates
Parasitic delay = delay when it drives <u>zero</u> load
Normalized to multiples of p _{inv} = 3RC
Parasitic Delay (Normalized)
Number of insute

	Number of inputs					
Gate type	1	2	3	4	n	
Inverter	1					
NAND		2	3	4	n	
NOR		2	3	4	n	
Tristate / mux	2	4	6	8	2n	
XOR, XNOR		4	6	8		









	Log	ical Eff	fort (Norm	nalized)		
	Number of inputs					
Gate type	1	2	3	4	n	
Inverter	1					
NAND		4/3	5/3	6/3	(n+2)/3	
NOR		5/3	7/3	9/3	(2n+1)/3	
Tristate / mux	2	2	2	2	2	
XOR, XNOR		4,4	6, 12, 6	8, 16, 16, 8	?	































