

Introduction to CMOS VLSI Design

Technology Introduction

Peter Kogge
University of Notre Dame
Fall 2015,2018

Based on prior material from
Prof. Jay Brockman, Joseph Nahas, University of Notre Dame
And Prof. David Harris, Harvey Mudd College
<http://www.cmosvlsi.com/coursematerials.html>

CMOS VLSI Design

Outline

- The Apple iPhone: A VLSI Enabled System
- A History of the Semiconductor Industry
- Scaling and Moore's Law
- VLSI Cost
- Design Flow
- Notre Dame Chips

Introduction

CMOS VLSI Design

Slide 2

Interesting Facts from 2013

- ❑ **1.4 Billion mobile phones & tablets**
 - About 100 million transistors per phone processor
 - About 2 GB per phone/tablet of memory
- ❑ **180 million PCs, laptops, desktops, and servers**
 - About 1 Billion transistors per processor
 - Average memory of 8 GB each
- ❑ **Total logic transistors ~ 3.2E17**
- ❑ **Total memory transistors ~ 4.2E18**
 - And this doesn't count flash in cameras, SSDs, ...
- ❑ **About 600 million transistors for each earthling/yr**
- ❑ **140 Billion transistors/second**
- ❑ **90% of all transistors ever made were made in the last 4 years!**
- ❑ **50% of all transistors ever made were made in the last 15 months! have been manufactured by Homo Sapiens!**

<http://www.quora.com/How-many-transistors-are-made-per-year>

Introduction

CMOS VLSI Design

Slide 3

The iPhone: A VLSI Enabled System

Introduction

CMOS VLSI Design

Slide 4

iPhone 3G Parts Breakdown




Electronic Components
About one dozen major ICs

Introduction

CMOS VLSI Design

Slide 5

iPhone 4 Parts Breakdown




Electronic Components
Clamps, clips, & gaskets

Introduction

CMOS VLSI Design

Slide 6

iPhone 6 Parts Breakdown




<https://9to5mac.files.wordpress.com/2014/09/msuctmh4vhqmlou2.jpeg>

Introduction

CMOS VLSI Design

Slide 7

iPhone 6 Chip Set



<http://www.nfcworld.com/wp-content/uploads/2014/09/iphone-6-circuit-board.jpg>


http://4.bp.blogspot.com/-QyO7GPFsy6w/VSMHQQHu_uI/AAAAAAAAAJI/XRZBmn2Tnvl/s1600/Back.png

A8 processor chip

- Dual core 64b ARM
- 2B transistors
- Graphics processor
- 1 GB DRAM chip stacked on top



http://www.ifixit.com/Misc/iphone_processor_crossection.jpg



<https://www.chipworks.com/about-chipworks/overview/blog/inside-iphone-6-and-iphone-6-plus-part-2>

Introduction

CMOS VLSI Design

Slide 8

iPhone Functions

iPhone	VLSI Design Class
<ul style="list-style-type: none"> ❑ Digital Functions <ul style="list-style-type: none"> - Processor - Memory - LCD Driver - Analog and Radio Interfaces (glue logic) 	Yes
<ul style="list-style-type: none"> ❑ Radio Functions <ul style="list-style-type: none"> - 2G Cell Phone (GSM) Transceiver - 3G Data Interconnect Transceiver - GPS Receiver - Bluetooth Transceiver - WiFi Transceiver - Near Field Wireless 	NO
<ul style="list-style-type: none"> ❑ Analog Functions <ul style="list-style-type: none"> - Audio input and output - A-to-D and D-to-A converters - Video Sensor (2 in iPhone 4) - Screen Touch Sensor - Proximity Sensor - 3D Accelerometer (6D in iPhone 4) - Digital I/O - USB Interface - Firewire Interface 	Very Little
	No
	Some
	No
	No
	No
	No
	Some
	No
	No
	No

Introduction

CMOS VLSI Design

Slide 9

iPhone Technology Timeline

iPhone	First Use
<ul style="list-style-type: none"> ❑ Digital Functions <ul style="list-style-type: none"> - Processor - Memory - LCD Driver - Analog and Radio Interfaces (glue logic) 	Yes
	1971
	1971,1988
	1972
<ul style="list-style-type: none"> ❑ Radio Functions <ul style="list-style-type: none"> - 2G Cell Phone (GSM-TDMA) Transceiver - 3G Data Interconnect Transceiver - GPS Receiver - Bluetooth Transceiver - WiFi (IEEE 802.11) Transceiver 	1992
	2003
	1993
	1994
	2000
<ul style="list-style-type: none"> ❑ Analog Functions <ul style="list-style-type: none"> - Audio input and output - A-to-D and D-to-A converters - Video Sensor (2 in iPhone 4) - Screen Touch Sensor - Proximity Sensor - 3D Accelerometer (6D in iPhone 4) - Digital I/O - USB Interface - Firewire Interface 	1952
	~1970
	1974
	2007
	1990
	1995
	1995

Introduction

CMOS VLSI Design

Slide 10

Transistor and IC History

Introduction

CMOS VLSI Design

Slide 11

A Short History of Semiconductors

- What would someone in 2000 think of the iPhone?
- 1990?
- 1980?
- 1970?
- 1960?
- 1950?

1950 Record Album
16 songs
30 cm X 30 cm X 3 cm
170 cm³ / song

2011 iPod Nano
5500 songs
3.75 cm X 4.09 cm X 0.875 cm
2.4E-3 cm³ / song

70,000 X Improvement


Introduction

CMOS VLSI Design

Slide 12

The Beginnings: The Bipolar Transistor Era 1947-1963

- ❑ Point Contact Transistor (Brattain, Bardeen, Shockley, Bell Labs, 1947)
- ❑ Western Electric Allentown, PA plant begins transistor manufacturing (1952)
- ❑ Germanium Bipolar Transistor (Saby, GE, 1952)
- ❑ Silicon Bipolar Transistor (Moll, Bell Labs, 1955)




Introduction


CMOS VLSI Design

Slide 13

Discrete Transistors Circa 1950s



1959



- 6 transistors
- ~ \$200 (in 2010 dollars)
- AM stations only



Introduction

CMOS VLSI Design

Slide 14

The Small-Medium Scale Integrated Circuit Era 1963-1974

- ❑ **The First Integrated Circuit**
 - Kilby (TI, 1958) mesa transistors and wirebonds
 - Noyce (Fairchild, 1959) diffused transistors and deposited metal
- ❑ **Silicon Field Effect Transistor comes of age**
 - MOS Transistor
 - Self-Aligned Poly-Gate MOS Transistor
- ❑ **Key Circuits**
 - Single-chip Operational Amplifiers
 - The first microprocessors
- ❑ **CAD**
 - Primitive circuit & logic design
 - SPICE developed at UC Berkeley
- ❑ **The IC business characteristics**
 - Mfg equipment made by Semiconductor Companies
 - Each transistor is unique. Every chip has a device engineer



Introduction

CMOS VLSI Design

Slide 15


Early Chips: The Thousand Transistor Limit

Rubylith, the Step-and-Repeat Mask Machine and Contact Printing


CMOS VLSI Design

MOS Integrated Circuits


- ❑ 1970's processes usually had only nMOS transistors
 - Inexpensive, but consume power while idle



Intel 1101
256-bit SRAM



Intel 4004
4-bit μ Proc





Intel 1103
1K bit DRAM

Introduction

CMOS VLSI Design

Slide 17

Intel 4004




- Transistors 2300
- Process 10 μ
- Area 83 mm²
- Clock 100 kHz

Introduction

CMOS VLSI Design

Slide 18

4004 Schematic





<http://www.4004.com/assets/4004-lajos-schematics.gif>

Introduction

CMOS VLSI Design

Slide 19

The 8-bit RCA 1802 circa 1975: The First CMOS Microprocessor (which went to Jupiter!)




Introduction


CMOS VLSI Design

Slide 20

CMOS Chips In Cross Section



<http://www.engr.sjsu.edu/WofMatE/images/intercon.gif>



<http://www.hitequest.com/Kiss/photolithography.gif>

Introduction

CMOS VLSI Design

Slide 21

Rubylith, the Step-and-Repeat Mask Machine and Contact Printing



<http://s7.computerhistory.org/is/image/CHM/500003094-03-01?re=inline-artifact>

Introduction

CMOS VLSI Design

Slide 22

The Large Scale Integrated Circuit Era 1975-1985

- ❑ The Scanning Projection Photolithography - the PEP Tool
- ❑ EBES - The Electron Beam Exposure System for Mask Making
- ❑ CAD
 - SPICE used for circuit design
 - Logic Analysis tools developed


- ❑ Technology driven by the DRAM
- ❑ The big Microprocessor and the PC

Introduction


CMOS VLSI Design

Slide 23

The Beginnings of the PC Era



Intel 8088
IBM PC



Motorola 68000
Apple Macintosh

Introduction

CMOS VLSI Design

Slide 24

The VLSI Era 1986-?


- ❑ The Stepper
- ❑ 32-64 Bit Microprocessors
- ❑ Signal Processing
 - Switched Capacitor
 - e.g. ISDN U-Interface
 - Sigma-Delta A/D Converter
 - Digital Signal Processing
- ❑ CAD
 - Logic Analyzers
 - Verilog
 - VHDL
 - Logic Synthesis
 - Static Timing Analyzers
 - Mixed Signal Analyzers
 - Standard Cell & Routers

Introduction

CMOS VLSI Design

Slide 25

Intel 80386 32 bit Microprocessor




Transistors	275 K
Process	1 μ
Clock	16-33 MHz

Introduction


CMOS VLSI Design

Slide 26


Transition to Automation and Regular Structures




Intel 4004 ('71)




Intel 8080



Intel 8085



Intel 8286




Intel 8486

Courtesy Intel
CMOS VLSI Design

Introduction

Slide 27

2008: Intel Nehalem Quad: 731 M Transistors Core i7 32 nm CMOS



Introduction


CMOS VLSI Design

Slide 28

2008: Intel Nehalem Quad: 731 M Transistors

32 nm Technology Node

Transistor CANNOT be seen
under highest power
optical microscope



Why?

Wavelengths of Visible Light

370-750 nm


Dimensions are < 370 nm

Introduction

CMOS VLSI Design

Slide 29

Intel 7500 Xeon




<http://download.intel.com/pressroom/kits/xeon/7500series/images/NHM-EX-Die-Shot-2.jpg>

Introduction


CMOS VLSI Design

Slide 30


Memory Chips



1k bit DRAM



256M bit DRAM



4Gb bit DRAM

<http://sammyhub.com/wp-content/uploads/2012/02/ddr3.jpg>






Figure 4
Cross section of 4Mb substrate plate trench (SPT) DRAM cell.



32Gb bit Flash

<http://news.cnet.com/i/bto/20080529/intel-32gb-nand-flash-small.jpg>



http://www.eeherald.com/images/nand_cell_array.jpg

Introduction

CMOS VLSI Design


Slide 31

Active Memory




Terasy's 1993
SRAM + 64 1b ALUs

<http://www.nitrd.gov/pubs/bluebooks/1994/nsa.1.3.gif>



EXECUBE 1993
8-cores on 4 Mb DRAM




Micron Yukon 2003

Introduction


CMOS VLSI Design

Slide 32

The Era of Tiled Microprocessors




IBM Cell



Tiler



NVIDIA Fermi



Intel Phi

Introduction

CMOS VLSI Design

Slide 33

The Era of Accelerators


First Generation Google **Tensor Processing Unit** Chip:

- H/W Dense Matrix-Vector Product (low precision)
- Peak 92,000 G flops/s (8 bit floats)
- Peak H/W Intensity (8-bit) = 2,700 8b flops per byte

<https://images.anandtech.com/doc/11749/hc29.22.730-tensorpu-young-google-page-015.jpg>

- The Matrix Unit: 65,536 (256x256) 8-bit multiply-accumulate units
- 700 MHz clock rate
- Peak: 92T operations/second
 - 65,536 * 2 * 700M
- >25X as many MACs vs GPU
- >100X as many MACs vs CPU
- 4 MiB of on-chip Accumulator memory
- 24 MiB of on-chip Unified Buffer (activation memory)
- 3.5X as much on-chip memory vs GPU
- Two 2133MHz DDR3 DRAM channels
- 8 GiB of off-chip weight DRAM memory

TPU: High-level Chip Architecture



<http://3s81s1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image004.jpg>

4 TPU2's per card







<http://3s81s1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image003.jpg>

Introduction

CMOS VLSI Design

Slide 34

And Now to 3D Chip Stacks



https://upload.wikimedia.org/wikipedia/commons/thumb/c/c1/Through-Silicon_Via_Flavours.svg/300px-Through-Silicon_Via_Flavours.svg.png

Introduction

CMOS VLSI Design

Slide 35

Scaling and Moore's Law

Introduction


CMOS VLSI Design

Slide 36

Moore's Law – The number of transistors on integrated circuit chips (1971-2016)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.




Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)
 The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.
http://https://upload.wikimedia.org/wikipedia/en/thumb/9/9d/Moore%27s_Law_Transistor_Count_1971-2016.png/1200px-Moore%27s_Law_Transistor_Count_1971-2016.png

Introduction

CMOS VLSI Design

Slide 37

Clock Speeds




https://upload.wikimedia.org/wikipedia/en/c/ca/Clock_CPU_Scaling.jpg

Introduction

CMOS VLSI Design

Slide 38



MOS Transistor Scaling: 1970s- mid 2000s

1974 R. H. Dennard, et. al.

Green: Diffusion
Red: Oxide
Blue: Metal

K = "Scale Factor" from one generation to next

Moore's Law
 $K = \sqrt{2 / 2.5 \text{ years}}$

Dimensions	1/K
Channel Width	1/K
Channel Length	1/K
Gate Oxide Thickness	1/K
Gate Capacitance	1/K
Voltage	1/K
Substrate Doping	K
Circuit Area	Big Win { 1/K ²
Speed	
Current	1/K
Power	1/K ²
Power per Unit Area	1

Introduction CMOS VLSI Design Slide 40

MOS Generations About every 2.5 Years

Dimensions	0.7 X	
Channel Length	0.7 X	
Channel Width	0.7 X	
Gate Oxide Thickness	0.7 X	
Gate Capacitance	0.7 X	
Voltage	0.7 X	Stopped In ~2005
Substrate Doping	1.4 X	
Circuit Area	0.5 X	} Big Win
Peak Speed	1.4 X	
Current	0.7 X	
Power	1/2 X	No Longer True Now Dominates Design Process
Power per Unit Area	↑	

Introduction

CMOS VLSI Design

Slide 41

Moore's Law

- Circuit Density - 32% per year**
- Circuit Speed**
 - Scaling - 15% / year
 - Architecture and Circuit Design - 10%/year
 - Overall - 26%/year
- Chip Size - 15%/year**
- Architecture/Parallelism - 35%/year**

66% performance improvement per year
Before hitting the Power Wall of 2005

Now Just Architecture/Parallelism


Introduction

CMOS VLSI Design

Slide 42

Moore's Law

- 1965: Gordon Moore plotted transistor on each chip
 - Fit straight line on semilog scale
 - Transistor counts have doubled every 26 months



Integration Levels


- SSI: 10 gates
- MSI: 1000 gates
- LSI: 10,000 gates
- VLSI: > 10k gates

Introduction

CMOS VLSI Design

Slide 43

Moore's Design Rule Scaling Law




Introduction

CMOS VLSI Design

Slide 44

20 Years of Progress




Introduction

CMOS VLSI Design


Slide 45

Today's Transistor Structure

Planar vs. Trigate (FinFET) Transistor



- Benefits
 - Gate surrounds Si from 3 directions, thus, increasing control of over channel → reduced leakage
 - Can operate at lower voltage with good performance, reducing active power by >50%



Source: Intel 22nm Trigate announcement, 4/19/2011

External Use





<https://image.slidesharecdn.com/ehudtzur3dchallenges-new-120529041437-phapp0195/the-shift-to-3d-ic-structures-manufacturing-and-process-control-challenges-12-728.jpg?cb=1338264919>

Introduction

CMOS VLSI Design

Slide 46

Next Gen Transistors



Introduction

CMOS VLSI Design

Slide 47

VLSI Cost

Introduction

CMOS VLSI Design

Slide 48

Fabrication

- ❑ Chips are built in huge factories called fabs
- ❑ Contain clean rooms as large as football fields



Courtesy of International Business Machines Corporation. Unauthorized use not permitted.

Rough Fab Costs (2013)

❑ Building:	\$500M
❑ Equipment Cost:	\$4B
❑ Production:	6000 W/wk
❑ Depreciation (5 year):	\$800M/yr
– Depreciation per wafer	\$2500
❑ Staff:	
– Professional:	\$30M
– Production:	\$30M
❑ Consumables:	\$50M
❑ Total Other Costs	\$110M
– Other Costs per wafer	\$350

Major cost is Equipment Depreciation.

Supply cannot easily track demand.

Line Width

- ❑ Line Width (**We want this to shrink!**)

$$W = \frac{A\lambda}{NA} \quad \text{At best } \sim 45\text{nm} \text{ for simple processing}$$

- ❑ **A = Optical Enhancement Factor**
 - 0.65 for OPC (Optical Proximity Correction)
 - 0.5 for Phase Shift
 - 0.3 for linear array Phase Shift
 - ❑ **λ = Wavelength of light**
 - 193 nm
 - ❑ **NA = Numerical Aperture**
 - Maximum of 0.8 in air
 - Up to 1.35 for high refraction liquids
- At best ~ 60nm
- At best ~ 1.35

Introduction

CMOS VLSI Design

Slide 51

Canon FPA-7000AS7 Immersion Scanning Stepper



Specifications

- ❑ FPA-7000AS7 ArF (193nm) Scanner
- ❑ Resolution <45nm
- ❑ NA 0.85 – 1.35 (Automatically Variable)
- ❑ Reticle Size 6-inch (0.25-inch thickness)
- ❑ Reduction Ratio 4:1
- ❑ Field Size 26mm x 33mm
- ❑ Overlay Accuracy Mean + 3 sigma < 6nm


Introduction

CMOS VLSI Design

Slide 52

Today's Deep Sub Micron Patterns

- ❑ Today's common light wavelength 193nm
- ❑ But today's leading edge feature size <10nm!
- ❑ Cannot make a simple "photomask"
- ❑ Use "diffraction techniques"



Introduction

CMOS VLSI Design



Slide 53

Design Flow

Introduction

CMOS VLSI Design

Slide 54



Integrated Circuit Design

- ❑ **Operation**
 - **Negotiate Product Specifications**
 - **Design Silicon Integrated Circuits**

Inputs	Source
Product Specifications	Systems and Application Engineering Marketing
CAD System	CAD Development
Design Libraries (Std Cells, etc.)	Library Development
Mask Check Data	Mask Prep
Design Rules	Device Engineering
ESD Rules	ESD Design

Introduction

CMOS VLSI Design

Slide 57

Integrated Circuit Design (cont.)

Outputs	Destination
GDSII Mask Data	Mask Prep
Design Documentation	Product and Test Engineering Marketing Systems and Applications Engineering
Product Specifications	Systems and Application Engineering Marketing
Test Documentation	Product and Test Engineering

Introduction

CMOS VLSI Design

Slide 58

Industrial Level Design

- ❑ **High End Processor Design**
 - 2 years
 - 300 engineers
 - Compute intensive
- ❑ **Other Designs**
 - Shorter time periods
 - 9 months
 - Smaller teams
 - 3 to 20 engineers
 - Compute intensive

Introduction

CMOS VLSI Design

Slide 59

Development Costs

High End Microprocessor

- | | |
|----------------------------------|--------------|
| ❑ 300 engineers for 2 years | \$150 – 200M |
| – ~\$300k per year loaded salary | |
| ❑ Masks (32 nm) | \$10M |
| – ~ \$250k per mask | |
| – ~ 40 masks | |

Simpler Product


- | | |
|-----------------------------|--------|
| ❑ 20 engineers for 9 months | \$3-5M |
| ❑ Masks(32 nm) | \$10M |

Introduction

CMOS VLSI Design

Slide 60

Intel Design Center Hillsboro, OR



Introduction

CMOS VLSI Design

Slide 61

Computer Farm



Introduction

CMOS VLSI Design

Slide 62


Notre Dame Chips

Introduction

CMOS VLSI Design

Slide 63

Simple 12




Introduction

CMOS VLSI Design

Slide 64

Music Chip (ND Victory March)



Introduction



CMOS VLSI Design

Slide 65

PIM Lite

TSMC 0.18u 800,000 Transistors

128 bits wide



Thoziyoor and Brockman, 2003










Introduction

CMOS VLSI Design

Slide 66


Nano Magnetic Logic: A New ND-led Technology

6
7

	<u>Schematic</u>	<u>Experimental</u>	
Device			R. Cowburn, M. Welland, "Room temperature magnetic quantum cellular automata," <i>Science</i> 287 , 1466, 2000
Wire			A. Imre, "Experimental Study of Nanomagnets for Magnetic QCA Logic Applications," U. of Notre Dame, Ph.D. Dissertation.
Gate			A. Imre, et. al., "Majority logic gate for Magnetic Quantum-Dot Cellular Automata," <i>Science</i> , vol. 311, No. 5758, pp. 205–208, January, 13, 2006.
Inverter			A. Imre, et. al., "Magnetic Logic Devices Based on Field-Coupled Nanomagnets," <i>NanoGiga</i> 2007.
			A. Imre, et. al., "Majority logic gate for Magnetic Quantum-Dot Cellular Automata," <i>Science</i> , vol. 311, No. 5758, pp. 205–208, January, 13, 2006.

CMOS VLSI Design

Notre Dame Tunneling Transistors



<https://spectrum.ieee.org/image/MJM3NzcxMQ.jpeg>

Introduction

CMOS VLSI Design

Slide 68

Summary

- ❑ **CMOS changed the digital landscape**
 - Simplified fabrication process
 - CAD tools automated design process
- ❑ **Moore's Law in terms of device size has held for 40 years**
 - Both higher speed and denser logic
 - But we are approaching the end
- ❑ **The **Memory Wall** drove computer architecture & digital chip design for 20 years**
 - With 60% of logic chips now memory
 - And memory chips holding more logic
- ❑ **The end of voltage scaling has raised the **Power Wall****
 - Increased performance now only by architectural parallelism
- ❑ **We are on verge of alternative *chip system architectures***
- ❑ **Fascinating new technologies are emerging**