

Introduction to CMOS VLSI Design

Delay Part B

Lecture by Jay Brockman

University of Notre Dame Fall 2008

Modified by Peter Kogge Fall 2010,2011,2015, 2018

Based on lecture slides by David Harris, Harvey Mudd College

<http://www.cmosvlsi.com/coursematerials.html>

Delay B

Slide 1

Outline

- ❑ Delay Part A
 - Capacitance
 - Effective Resistance
 - RC Delay
- ❑ **Delay Part B**
 - **Review**
 - **Inverter Delay**
 - **The Elmore Model**
 - **Effect of Load Capacitance**


Delay B

CMOS VLSI Design

Slide 2

Capacitance

- ❑ Conductors separated by insulator have capacitance
- ❑ **Gate to channel capacitor** is *very important*
 - Creates channel charge necessary for operation
- ❑ Source and drain have capacitance to body
 - Across reverse-biased diodes
 - Called **diffusion capacitance** because it is associated with source/drain diffusion




Delay B

CMOS VLSI Design

Slide 3

Gate Capacitance

- ❑ Approximate channel as “connected to source”
- ❑ $C_{gs} = \epsilon_{ox} WL/t_{ox} = C_{ox} WL = C_{permicron} W$
 - *proportional to “width” ONLY*
- ❑ $C_{permicron} = \epsilon_{ox}(L/t_{ox})$ typically $\sim 2 \text{ fF}/\mu\text{m}$ of gate width
 - L and t_{ox} both scale with process
- ❑ Often just C_g




Delay B

CMOS VLSI Design

Slide 4

Diffusion Capacitance

- ❑ C_{sb}, C_{db} = “source/drain to bulk”
- ❑ Undesirable, called *parasitic* capacitance
- ❑ Capacitance depends on area and perimeter
 - Comparable to C_g for **contacted diffusion**
 - $\frac{1}{2} C_g$ for **uncontacted**
 - Varies with process
 - Often just C_d
- ❑ “Contacted diffusion” occurs when there is a metal contact “touching” the diffusion
 - i.e. there’s a “wire” on the source or drain
- ❑ Appears on both source & drain
 - But ignore when connected to V_{dd} or Gnd
 - Capacitance is “shorted out”




Delay A

CMOS VLSI Design

Slide 5

Contacted vs. Uncontacted Capacitance

- ❑ Transistor Layout
 - Contacted Source/Drain – Physically Larger => more cap
 - Uncontacted Source/Drain – Smaller
- ❑ Example nmos transistors in NAND



Delay B

CMOS VLSI Design

Slide 6

Definitions

- ❑ Waveform
 - **Rise time t_r** = time to rise from 20% of Vdd to crossing 80% of Vdd
 - **Fall time t_f** = time fall from 80% of Vdd to crossing 20% of Vdd
 - **Edge Rate t_{rr}** = $(t_r + t_f)/2$
- ❑ Logic gate input to output
 - **Propagation delay t_{pd}** = max time from input crossing 50% of Vdd to output crossing 50% of Vdd
 - **t_{pdr}** = delay when input is rising
 - **t_{pHL}** = delay when output goes from High to Low
 - **t_{pdf}** = delay when input is falling
 - **t_{pLH}** = delay when output goes from Low to High
 - **Delay t_p** = $(t_{pHL} + t_{pLH})/2$
 - **Contamination delay t_{cd}** = min time from input crossing 50% of Vdd to output crossing 50% of Vdd
 - i.e with no load on output, in either direction

Delay B

CMOS VLSI Design

Slide 7

Effective Resistance

- ❑ Shockley models have limited value
 - Not accurate enough for modern transistors
 - Too complicated for much hand analysis
- ❑ Simplification: treat transistor in on state as resistor
 - Replace $I_{ds}(V_{ds}, V_{gs})$ with **Effective Resistance R**
 - $I_{ds} \sim V_{ds}/R$
 - R averaged across switching of digital gate
- ❑ Too inaccurate to predict current at any given time
 - **But good enough to predict RC delay**


Delay B

CMOS VLSI Design

Slide 8

Approximating Output Resistance (4.3.7)

- ❑ Want Effective Resistance that has ~ same current as transistor when $V_{DS} = V_{dd}/2$
- ❑ No single R value matches transistor through switching event
- ❑ Approach:
 - Look at IV trajectory as input V_{gs} rises high enough to start transition
 - While still being in saturation
 - Compute average V/I on this trajectory




$$R = \ln(2) * (3/4) * V_{dd}/I_{dsat} \\ \sim (1/2) * (V_{dd}/I_{dsat})$$

Delay B

CMOS VLSI Design

Slide 9

Approximating R_{ON}



Delay B

CMOS VLSI Design

Slide 10

Drawing Equivalent Circuits for Delay

- Model rise and fall as separate circuits
- Look at only the output of logic gate being modeled
 - But consider capacitance from the gate it is driving
- Model transistors that turn “OFF” by an open
- Ignore all capacitors with both ends to a rail
- Model transistors that turn “ON” by their resistance
 - If source is V_{dd} or V_{gnd} , model voltage on that terminal as a “STEP Voltage”
- Ignore all capacitors with one end “floating”
- Lump ALL capacitors tied to same wire together
 - Ignore which rail other side goes to
- Draw as equivalent RC “Ladder” driven by step voltage


Delay B

CMOS VLSI Design

Slide 11

Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




Delay B

CMOS VLSI Design

Slide 12

Inverter Delay Estimate

- Assume input going Low to High




Delay B

CMOS VLSI Design

Slide 13

Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




Delay B

CMOS VLSI Design

Slide 14

Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




Delay B

CMOS VLSI Design

Slide 15

Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter



$$d \approx 6RC \approx 6 (7 \text{ K}\Omega)(2 \text{ fF}) \approx 84 \text{ ps } 0.6 \text{ }\mu\text{m process}$$

$$\approx 6 (2 \text{ K}\Omega)(2 \text{ fF}) \approx 24 \text{ ps } 90 \text{ nm process}$$


Delay B

CMOS VLSI Design


Slide 16

Compare three delay cases


1



2



3




Is Case 1, Case 2 or Case 3 Faster?

Delay B

CMOS VLSI Design

Slide 17

Delay Case 1




Delay B

CMOS VLSI Design

Slide 18

Delay Case 1




$$d = 84 RC$$

Delay B

CMOS VLSI Design

Slide 19

Delay Case 2




Delay B

CMOS VLSI Design

Slide 20

Delay Case 2



$$d_1 = 12 RC \quad d_2 = 36/3 RC = 12 RC \quad d_3 = 108/9 RC = 12 RC$$

$$d = d_1 + d_2 + d_3 = 36 RC \ll 84 RC$$


- ❑ Note the geometric progression in size!
– 3X per stage.
- ❑ The delay for each stage is the same

Delay B

CMOS VLSI Design

Slide 21

Delay Case 3




Delay B

CMOS VLSI Design

Slide 22

Delay Case 3



$$d1 = 9 RC$$

$$d2 = 9RC$$

$$d5 = 129/16 RC = 8.1 RC$$

$$d3 = 9RC$$

$$d4 = 9RC$$

$$d = d1 + d2 + d3 + d4 + d5 = 44.1 RC$$

❑ Case 2 = 36 RC < Case 3 = 44 RC < Case 1 = 84 RC


❑ You can have too much of a good thing!

Delay B

CMOS VLSI Design

Slide 23

Some Review



- ❑ k: transistor's width is k times unit width
- ❑ On resistance is $1/k$ times unit transistor
- ❑ C_g is capacitance of gate to body
 - C_{g-k} is k times C_{g-unit} of unit transistor
- ❑ C_{diff} is capacitance to body from a contacted source or drain
 - Approximately = C_g
- ❑ Diffusion capacitance of uncontacted source/drain connection is less but approx as same

Delay B

CMOS VLSI Design

Slide 24

3 Input NAND




FIGURE 4.7 Equivalent circuits for a 3-input NAND gate

Delay B

CMOS VLSI Design

Slide 25

Elmore Delay Model




FIG 4.3 RC ladder for Elmore delay


$$\text{Delay} = \sum_1^{N-i} R_{n-i} C_i \sim \sum_{i=1}^N C_i \sum_{j=1}^i R_j$$

Delay B

CMOS VLSI Design

Slide 26

What If Output Not At End?



Ignore R_2 thru R_n , & *just sum C's*

$$\text{Delay} = R_1 * \sum C_i$$

In reality, C_2, \dots, C_N “shielded” by R’s
(don’t have to charge all way to voltage at Y)
Thus a “conservative” estimate


Delay B

CMOS VLSI Design


Slide 27

Elmore Delay of 3 NAND

- ❑ Assume not driving any other gates
 - This is called the **Parasitic Delay**
- ❑ Fall Delay = $(R/3)3C + (2R/3)3C + (3R/3)9C = 12RC$
- ❑ Rise time = $R*(9C + 3C + 3C)$
 - Why is this worst case?



(c)



(d)

(e)

Delay B

CMOS VLSI Design

Slide 28

What's the Capacitance We're Driving?

C_{in} = capacitance a logic gate imposes on whoever drives it




FIG 4.9 Logic gates sized for unit resistance

Note: Fig #
From book
version 3

Assuming:

- gate width is indicated as # in each transistor
- gate capacitance of unit transistor $1 C_g = C$


Delay B

CMOS VLSI Design

Slide 29

Simple Example: Effects of Drive

- Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates.



Delay B

CMOS VLSI Design

Slide 30

Summary Delay Estimation

Assume driving h identical 2in NANDs

Only 1 pmos on for slowest case

Assume int node charged




FIG 4.6 NAND gate delay estimation

Size 2 because in series

Elmore delays:

$$\text{Worst Case Rise} = R(6+4h)C = (6+4h)RC$$


$$\text{Worst Case Fall} = (R/2)(2C) + R*(6+4h)C = (7+4h)RC$$

Delay B

CMOS VLSI Design


Slide 31

Let's Do the Book's 3NAND



(c)

- What is the load on Y?
- What is the fall time?
- What is the rise time?



(d)

(e)


Delay B

CMOS VLSI Design

Slide 32

Contamination Delay

- ❑ Contamination = min possible
- ❑ On fall, best if both bottom NMOS Ts on
 - Diffusion cap already drained
 - Only R effective left
 - Delay =
- ❑ On rise, best when ALL 3 PMOS turn on
 - Resistances in parallel
 - Delay =



Delay B

CMOS VLSI Design

Slide 33

Layout Dependent Capacitance




FIG 4.1 3-input NAND gate with unit rise and fall resistance




FIG 4.2 3-input NAND gate annotated with capacitances Assuming all diffusion nodes contacted




FIG 4.5 3-input NAND annotated with diffusion capacitances extracted from the layout

Delay B

CMOS VLSI Design

Slide 34

Folding Wide Transistors




FIGURE 4.18 Layout styles:
(a) conventional, (b) folded

Delay B

CMOS VLSI Design

Slide 35