Name: ______________________________
I acknowledge this exam has been taken under all aspects of the ND Honor Code.

CSE 462 VLSI Design: Exam #2
Nov. 12, 2018

- SIGN YOUR NAME!!!!!!
- Open book and notes, but no cell phones, or communications with or help from others. The use of a computer for calculations or access to the course web site or notes is allowed. **All** other aspects of the ND Honor code apply.
- Do ***all*** problems. **Deadline is my mailbox in 384 Fitz by 5pm Friday. Nov. 14.**
- Show all you work in the spaces supplied, including equations that you may have used
- Show units on your final answers to numerical questions.

		Points Off
1: Mult Choice	20	
2: IV Curves	15	
3: Invertor	15	
4:Verilog States	10	
5:Verilog Structural	10	
6:Memory	10	
7:Delay	20	
Total Score	100	

Name ______________________________

1. (20 pts. -2pt each) Fill in the best answer for each statement. **Remember units!**

a) ___D___ What part of a memory circuit must detect small voltage changes (A) array, (B) precharge circuits, (C) row decoders, (D) sense amps, (E) Other.

b) ___$6\times2^{14}\times2^{6}$___ ~6 million Approximately, how many transistors would you expect in the bit cells of an SRAM memory with 16K words of 64 bits each.

c) ___ROM___ Which is the densest type of memory, SRAM, DRAM, or ROM?.

1M bits/mm^2

d) ___$V_{DSP} = V_{OUT} - V_{dd}$___ For the invertor on right where the ptype on top has its gate tied to Vout, write an equation for the relationship between V_{dsp} and V_{out}



e) ______________ For the same invertor, Write an equation for V_{gsp} from the pmos perspective (i.e. NOT Vgsp = Vout).

$V_{gsp} = V_{dsp} = V_{out} - V_{dd}$

f) ______________ For the same invertor, write an equation for the relationship between I_{dsn} and I_{dsp}

$I_{dsp} = -I_{dsn}$

g) ___.180fF___ Approximately what is the gate capacitance of a 90nm ntype transistor of double width (you might want to review section 2.3.1).

page 312 (also table 4)

$= C_g = C_{per\,micron} \times W$

$1fF/\mu m \times 2 \times .09\mu m$; $2\times1\ fF/\mu m$ for 90nm

$(1A = 10^{-8}\ cm)$

h) ___$3.68\times10^{-4} F/V^2$___ For the same transistor, assuming the gate oxide thickness is 15A, and a mobility of $80cm^2/Vs$, with VT=0.5, compute β (provide units).

$\beta = \mu C_{ox} \left(\frac{W}{L}\right)$, $\frac{W}{L} = 2$; $C_{ox} = \frac{k_o \epsilon_0}{t_{ox}} = \frac{3.9\times8.85\times10^{-14}}{15\times10^{-8}} = 2.3\times10^{-6}$

$\mu = 80\ cm^2/Vs$

$\beta = 368.2\times10^{-6} F/V^2$

i) ___92µA___ For the same transistor, what is the saturation current for a Vgs of 1V.

$\frac{\beta}{2}(1-0.5)^2 = \frac{368}{4} = 92\mu A$

V_{gT} where $V_{gt} = V_{gs} - V_t$

$1fF = 10^{-15}F$

$= 0.9ps$

j) ___90ps___ Assuming a unit 65nm transistor has R_{eff} of 10K and C=0.1fF, compute the delay in picoseconds for an inverter where the n-type transistor has a width of 3 (and the p-type is 6), and the load is 81C.

C for T

$[(3C + 6C) + 81C] = 90RC$
(n, p)

$90\times10^{4}\times.1\times10^{-15} = 9\times10^{-12}$ sec $= 90ps$

Name ______________________________

2. (15 pts) The plot below shows an NMOS transistor IV characteristics. The body is connected to the source...



Ids (ua)		Vds									
		0	1	1.5	2	2.5	3	3.5	4	4.5	5
Vgs	5	5	798	1145	1452	1716	1932	2097	2208	2265	2311
	4	4	588	822	1012	1153	1242	1280	1307	1334	1361
	3	3	378	500	572	595	608	622	635	648	661
	2	2	168	182	186	190	194	199	203	207	211

a) (3pt) Label the regions of the graph.

b) (2pt) What do you think the dotted line represents and how was it computed?

$I_{d SAT}$

c) (3pt) Draw a load line for a pullup resistor of 2.5K ohms and label it "2.5K".

d) (1pt) 3.75V For the above, what Vgs is needed to result in a Vds of 2.5V

e) (1 pt) 1000μa For the above what is the matching Ids.

f) (2pt) ___________ What pullup resistor is needed so a Vgs of 2.5V gives a Vds of 2.5V? Show calculations here and draw a load line.

$\frac{2.5V}{350\mu A} = 7.14K$

g) (3 pt) __________ What is the effective resistance of this transistor when in on state? Show work

$I_L = 400\mu A$ $I_H - 1725$ Circle any points on graph that you used.

$R = \frac{V5}{400 + 1725} = 2.35k$

Name ________________________

3. (15pt) Consider a CMOS inverter from the AMI 0.6um process where the P type is 4X wider than the N type. The following is an overlay of the N and P type IVs from the spreadsheet. The solid lines are for the n-type, the dashed for the p-type.
   a) (5pt) Fill in the Vout vs Vin characteristics. (**Circle the points on the graph** you used to get these)
   b) (5pt) Fill in the table of Ids vs Vin characteristics .
   c) (2pt) What is the max current? ~200 uA

   d) (3pt) Estimate the value of Vin that represents the dividing point between an output of "1" vs a "0".

~2.7



Vin	Vout	Ids
0	5	0
1	5	0
2	4.7	100
2.5	4	200
3	0.5	150
4	0	0
5	0	0

Name ______________________

4. (10pt) Verilog State Machine: Complete (in Verilog, not System Verilog or any other derivative) the code for the following state machine (modeled roughly off of a pedestrian-street crosswalk). The output variable q is the current state. I should have said "Assume r tested only at rising edge of clock. Any undefined transitions should not change state.""

```
Module crosswalk(input clk, r, b, p, output [4:0] q);
parameter RS = 5'b10010;
parameter GS = 5'b00110;
parameter YS = 5'b01010;
parameter RW = 5'b10001;
reg [4:0] state, next:

always @(posedge clk)
   if (r==1)
        state <= RS;
   else
        state <= next;
   end;

always @(*)
   begin
      case (state)
         RS: if (!r && !p)    next <= GS
            else next <= RS;
         GS: if (r)   next <= RS
            else if (!r && b) next <= YS;
         YS:  if (!r)  next <= RW;
         RW: next <= RS;
      endcase
   end

   assign q = state;
endmodule
```



Name ______________________

5. (10pt) Create a structural model of a 3bit by 3bit unsigned multiplier array as discussed in book Section 11.9, especially Figs. 11-74 and 11-75. Define and then use two modules `and(a,b,c)` that returns in c the logical and of bits a and b, and `add1(a,b,cin,sum,cout)` that takes in bits *a, b*, and *cin* and returns in *sum* the 1 bit addition of bits a, b, and c and in *cout* the carry out of the sum. Call your final module *mult3x3(a,b,c)* where *a* and *b* are 3 bits and *c* is 6 bits.

```
module and(input a, b, output c);
   assign c = a&&b;
endmodule

module add1(input a, b, cin, output sum, cout);
   assign sum = (a^b)^cin;
   assign cout = (a&b)|(a&cin)|(b&cin);
endmodule

module and3(a, b, c);
   input a;
   input [2:0] b;
   output [2:0] c;
   if (a==0) assign c = b
   else assign c = 3'b000;
endmodule

module add3(input [2:0] a,b; output [3:0] c);
   wire c1,c2;
   add1 G1(a[0],b[0],1'b0, c[0], c1);
   add1 G2(a[1],b[1],c1, c[1], c2);
   add1 G3(a[2],b[2],c2, c[2], c[3]);
   assign c[0];
end module

module mult3x3(a,b,c);
   input [2,0] a,b;
   output [5:0] c;
   wire [2:0] x1, x2, s1, s2;
   and3 G1(a[0],b,{x1,c[0]});
   and3 G2(a[1],b,s1});
   add3 G3{s1,x1, {x2,c[1]},
   and3 G4(a[2], b, s2);
   add3 G5{s2, x2, c[5:2]},
endmodule
```

Name ______________________

6. (10 points) Memory: Assume you have a memory block with the following characteristics:

- The array of memory cells has ***R*** rows and ***C*** columns of memory cells (note we are talking about C **columns** of bit cells, *not necessarily* C bit lines).
- Each memory cell takes ***B*** transistors
- Bit line precharge logic requires ***P*** pmos transistors per column
- The read sense amps requires ***S*** transistors per column
- The write logic takes ***W*** transistors per column
- Row decoders require ***D*** transistors per row for decoding
- Column demultiplexing for reads takes ***M*** bits from the array to each of C/M output bits, with ***X*** transistors for each multiplexer (pass transistors driving an inverter) Reword

Assume that where appropriate parameters are all well-behaved powers of two so divisions are even.

a) (4pt) Develop below an equation for the total number of transistors in the memory block

$$B_{mem}RC + PC + SC + WC + RD + X\frac{C}{M}$$

b) (6 pt) Fill in the table below for 3 different types of memory.

	NOR ROM Mask Programmable	Dual ported SRAM Reg File (1 Read, 1 Write)	DRAM
Reference Figs. From book	12.52	**12.18**, 12.23, 12.28 6	12.41,
R rows	2K	16	0.5K
C columns	256	32	2K
# of output bits from memory block (after demux)	128 M=2	32	256 M=8
# of actual bit lines	256	3x32=96	2K
Transistors per memory cell (B)	1	8	1
Total memory cell transistors	512K	8 x 16 x 32 =4096	1,048,576 1M
Precharge transistors per ***array column*** (P)	1	1 for Read	1
Sense amp transistors per ***array column*** (S)	4	6 - on Read Port	4
Transistors per column for write (W)	N/A	8	4
Transistors for column demultiplexing (X)	4	0	10
Total support transistors with the columns	((1+4) + 4/2) x256 1792	(1+6+8) x 32 516	5 x 2048 + 10 x 256 = 10,240 + 2560 12,800
Transistors for each row for decoding (D)	40	6	30
Total transistors outside of the array	1792 + 40x2048 83712	6x16 + 526 = 620	30 x 512 + 12,800 28,400
Total transistors in memory block	524,288 + 83712 608,000	16x32x8 = 4096 + 620 4716	1086976

256 x 7 = 1792

Name ____________________

7. (20pt) Consider the tri-state NAND below (i.e. if EN is high, output is NAND of A&B; if EN low, output is floating. Assume EN and ~EN always track). Show work.
   a) (3pt) Label each transistor with a size which would allow the circuit to source or sink a minimum of ***4 times*** as much current as a minimum sized conventional inverter through its output Y.

b) 12+16 =28 (1pt) What is the input capacitance on A or B?

c) 16 (1pt) What is the input capacitance on ~EN?

   d) (3pt) Fill in the stick figure to help with the following
   e) (3pt) Draw **ALL** load and diffusion capacitances, and label them with their relative capacitance. Mark with an "x" any of these capacitances that can be ignored. Mark with a "*" any that are uncontacted. Use your stick figure to aid in this.

Now assume there are **10** such tri-states whose Ys are all tied together (common in bus-based designs) You may assume that the designers "guarantee" that only one tri-stated gate is enabled at the same time (i.e. all others have their EN low).

   f) (1pt) 280C What is the effective load capacitance on the one enabled gate?

   g) (4pt) 79.5RC Draw an RC model to estimate the worst case fall time for this one enabled gate. Specify what you believe this is in terms of input transitions.. EN = 1 = A ~EN = 0 B: 0→1

   h) (4pt) 77RC Do the same to find the worst case rise time.

Vdd

A

~EN

EN

Y

B

GND

16 16 16 16

16 -16

12 12

6

12

16 12

28C
×10
280C

EN A B Y ~EN

Fall Time R/12 R/12 R/18 R/8

62 6 280 32C

$\frac{R}{12}\times 6 + \frac{R}{6}\times 6 + \frac{R}{4}\,312C = (1.5+78)RC$

RISE TIME EN=1, A=1, B=1→0
~EN=0

R/8 R/8 R/8

16 16 292

$R_{ISE} = \frac{R}{8}32C + \left(\frac{R}{8}+\frac{R}{8}\right)292C = 77RC$