



Homework 3


1. (40) For the function $\text{not}((A+B)(C+D)+EF)$ draw a transistor-level schematic, stick diagram, and estimate area. The web site has additional copies of a blank stick figure-sheet.



A B E F D C

7x8 high x
7x8 wide

2. (30) Scaling. Consider the photomicrograph (a 32nm Intel Core i7-3960X) with (somewhat modified) characteristics as shown in the table below. Fill out the rest of the table to predict what a version of this chip might look like at 16nm under three scenarios: a) Dennard scaling, b) constant voltage scaling where we scale the clock, and c) constant voltage scaling where we artificially lower the clock rate so that the net chip power does not exceed 130W. Include in the Scale Factor columns the multiplier in terms of "S" you assumed when computing new values. Also:



http://www.xbitlabs.com/articles/cpu/display/core-i7-3960x-3930k_2.html

- The chip size does not change. If more space is made available because of the shrink, it must be filled with more cores.
- The designs for the DDR3 memory channels and the PCIe lane logic do not change; neither does their area (they have to drive high capacitance off chip loads so the effective transistor sizes don't change). Also power does not change with Vdd or clock.
- The amount of L3 cache data doubles, and the power of a block of cache scales as does a core.

| | Original | Dennard | | Constant Voltage | | Constant V, but Lower | |
|---|----------|--------------|-------|------------------|-------|-----------------------|-------|
| | | Scale Factor | Value | Scale Factor | Value | Scale Factor | Value |
| Feature size | 32 | 2 | 16 | 2 | 16 | | 16 |
| Die Area (mm ²) | 390 | 1 | 390 | 1 | 390 | | 390 |
| Vdd | 1.2 | 1/2 | 0.6 | 1/2 | 1.2 | | 1.2 |
| Clock | 3.2 | 2 | 6.4 | 2 ² | 12.8 | | 1.2 |
| Individual Core Area (mm ²) | 20 | 1/4 | 5 | 1/4 | 5 | | 5 |
| L3 Cache Area (mm ²) | 140 | 2 x 1/4 | 70 | | 70 | | 70 |
| L3 Cache Data (MB) | 15 | 2 | 30 | | 30 | | 30 |
| Number of Cores | 8 | | 46 | | 46 | | 46 |
| Non Core or L3 Area (mm ²) | 90 | 1 | 90 | | 90 | | 90 |
| Chip Power (W) | 130 | | 166 | | 1174 | | 130 |
| Core Power (W) | 12 | 1/4 | 3 | 2 | 24 | | 2.25 |
| L3 Power (W) | 12 | 2 x 1/4 | 6 | 2.2 | 48 | | 4.5 |
| Non Core or L3 Power (W) | 22 | | 22 | | 22 | | 22 |
| Power Density (W/mm ²) | 0.333 | | 0.426 | | 3.01 | | 0.333 |

Denhard
 L3 70 mm²
 Non core 90 mm²
 160 mm²
 390 - 160 = 230 mm²
 5 mm²/core

Chip Power
 3 x 46 = 138
 L3 6
 Noncore 22
 166 W
 166 W / 390 mm² = 0.426

Chip Power
 Core 46 x 24 = 1104
 L3 48
 Noncore 22
 1174

Constant Voltage + Fixed Clock
 Power = 130 = 22 + 46 x (12/3.2) x (1/5) x (1/1) + (C/3.2) x (12 x 2) / 2
 130 = 22 + 90C
 Next Time add "compute cycles" 130 = 22 + 26.25C + 3.75C C=1.2

