Name:

I acknowledge this exam has been taken under all aspects of the ND Honor Code.

CSE 462 VLSI Design: Exam #1 Sept. 24, 2015

- SIGN YOUR NAME!!!!!!
- This is a take-home exam due back on Tuesday Sept. 29, 2015 no later than 3:15pm to my office 326a Fitzpatrick. You may leave it with Joyce Yeats in the office in 326. *NO EXCEPTIONS*.
- Open book and notes, but no computer searches, cell phones, or communications with or help from others. The use of a computer for calculations or access to the course web site is allowed. <u>All</u> other aspects of the ND Honor code apply.

Problem	Max Points	Points Off
1	20	
2	20	
3	20	
4	20	
5	20	
6	20	
7	20	
Total	140	

- Do <u>all</u> problems.
- Show all you work in the spaces supplied, including equations that you may have used
- Show units on your final answers to numerical questions.
- If you have questions, email me at kogge@cse.nd.edu and I will try to email class the question and answer.
- 1. (20pt) Draw a transistor diagram for a tri-state enabled gate. When EN is high, the output Y is not(AB + C(A xor B)); when EN is low, the output is "undefined." You may assume the negation of each input signal A, B, C, and EN is available if you need it.

Name
2. (20 pts.) Fill in the best answer for each statement.
1. 25 (2pt) What is the current through a 4K resistor connected to a 5V supply.
10 n s (2p) What is the time constant for a 2K resistor in series with a 5pF (5*10 <sup>-12</sup> )
(2pt) What happens as we lengthen the channel of a FET (indicate all that may happen) (a) Idsat goes up, (b) Idsat goes down, (c) the gate's capacitance goes up, (d) the gate's capacitance goes down, (e) nothing changes
(2pt) What happens as we lengthen the width of a FET (indicate all that may happen) (a) Idsat goes up, (b) Idsat goes down, (c) the gate's capacitance goes up, (d) the gate's capacitance goes down, (e) nothing changes
(2 pts) How does the mobility of the carriers for an N vs P type compare? (a) the same, (b) N is normally greater than P, (c) N is normally less than P, (d) it depends.
(2 pts) Which ones of the following effects reduces the peak saturation current: (a)velocity saturation (b) channel length modulation, (c) body effects, (d) none of the above.  (2 pts) The minimum feature size is most directly related to: (a) the Numerical Aperture, NA, of the projection lens, (b) the wavelength of the light used to print the line, λ, (c) the cost of the equipment, (d) the size of the wafer.
$3 \times (2pt)$ Assume a transistor with a $\beta$ of x, what would its $\beta$ be if you tripled its width?
(2 pts) Assume we have a CMOS invertor with a peak saturation current for the N type of 200ua, and the P type of 400ua, what do you think of the ratio of the rise to fall times? (a) about equal, (b) the fall is 2 times faster, (c) the rise is 2 time faster, (d) the fall is 4 times faster, (e) the rise is 4 times faster (f) can't tell.
(2pts) A "Self-Aligned" process refers to (a) a process where each mask has alignment marks to prior

masks, (b) the transistor's gate gets fabricated after the source and drain diffusion regions and automatically aligned between the two, (c) the transistor's gate is created first and the source and drain created around them,


(d) metal vias are aligned with the contacts on the die's surface by etching through them.

Name

3. (20 pt) Consider a circuit where we have 3 outputs Y1, Y2, and Y3 from one set of logic and 4 inputs to other logic gates X1, X2, X3, and X4


other logic gates X1, X2, X3, and X4.

• (10pt) Draw a circuit <u>using transmission gates</u> that allows any output to be routed to any input. Use some naming convention to label the control signals for the transmission gates. Assume the negation of all control signals is available. How many transistors do you need?



• (5pt) Using your naming convention, indicate the value of the control signals needed to connect Y1 to <u>both</u> X1 and X3, Y2 to X2, and Y3 to X3.

• (5pt) What would you change if you wanted OR(Y2, Y3) to go to X3 instead of just Y3. (Be clever – can you do this without adding any more logic, just changing control signals).





Name
------

- 4. (20 pts) Consider the following two-level circuit. "~C" is the complement of C. Note that the output Y goes back to inputs at the first level. Note the naming of the N-type transistors as N1, ... N7
  - a) Label the P-types in terms of which one is "the complement" of the matching N-type (eg P1 vs N1)
  - b) Fill in the table as follows: "X" if transistor Ni is ON (Leave blank if off), also "1" or "0" for ~Y
  - c) What is the function on wire ~Y (Express as a function of C, D, and Y, and their complements)?

$$CD + DY + YZ$$

- d) Under what conditions does Y NOT change as D changes? <u>C=6</u>
- e) Under what conditions can Y change as D changes? \_\_\_\_\_
- f) Complete the timing diagram for the output Y with the given D, C, and initial Y. Pay attention to what happens as an input (C or D) changes; assume that Y changes slowly, so that if the logic computing ~Y changes ~Y, that change is stable before Y changes.






**Ground Level** 

* 11		
lame		
lanic		

5. (20 pts) The plot below shows an NMOS transistor IV characteristics. The body is connected to the source, there is channel modulation, but no velocity saturation effect. The table below has I<sub>d</sub> values from the plot so you do not have to interpret those points on the curves. Also the dashed line is a curve representing the transition between the linear region and the saturation region.



	lds	Vds						
	ius	0	1	2	3	4	5	
	5	0	385	720	975	1120	1200	
Vgs	4	0	275	480	585	630	675	
7	3	0	165	240	260	280	300	
	2	0	55	60	65	70	75	

Hint: Use the Shockley equations combined with the equation for channel length modulation. calculating the parameters from the table, use one region of operation and try holding one independent variable constant (Vgs or Vds) and varying the other variable to get several equations and then simplify such as taking ratios. Label the points that you use and show your calculations to get partial or full credit.

- a)/(3pt) Label the regions of the graph.
- b) (2 pts) What is the equation for  $I_d$  in the saturation region for this transistor?  $I_d = B(V_{gs} V_T)(I+\lambda V_{gs})$
- (10pt) Compute  $\beta$ ,  $V_t$ , and  $\lambda$  (channel length modulation factor). Hint: you may want to compute  $\lambda$  first. Show how you derived them. (Note: the numbers for this figure were chosen to make calculations simple).

Choose one Vgs voltage - say 3V  
+1 Vas points in saturated regim, say 3 + 4V  
FOR Vas = 3V, 
$$\beta/2(3-1)^2(1+\lambda 3) = 260 \text{ m} + 4$$
  
For Vas =  $4V$   $\beta/2(3-1)^2(1+\lambda 4) = 280 \text{ m} + 4$   
on  $\beta(1+\lambda 3) = 260 \times 2 = 130$   $\beta(1+\lambda 4) = 280 \times 4 = 140$   
TAKE RATIO  $1+\lambda 3 = 130$   
on  $140 + 420\lambda = 130 + 520\lambda$   
 $10 = 100\lambda \Rightarrow \lambda - 4.1$ 

$$\beta(1+.1\times3)=130$$
  
 $\beta(1.3)=130$   
 $\beta=\frac{130}{1.3}=100$ 

Name
------

**GND** 


(20pt) Consider the circuit below where the P-type transistor has its gate connected to its drain (i.e. the same as the output of the inverter and the drain of the N-type). In this case, the P-type is always "on," and functions much like a (non-linear) resistor pullup in an NMOS-like inverter. The characteristics of each transistor are on the next page. Do the following:

a) (1pt) Write an equation for the relationship between  $V_{dsp}$  and  $V_{out}$ :

b) (1pt) Write an equation for  $V_{gsp}$ c) (1pt) Write an equation for the relationship between  $I_{dsn}$  and  $I_{dsp}$ 




- d) (3pt) Using the figure for the P-type device, fill in the table below for columns  $V_{dsp}$ ,  $V_{gsp}$ ,  $I_{dsp}$ , and  $I_{dsn}$ .




- f) (5pt) Now using this load line, fill in the last column of the table with the values of V<sub>out</sub> as a function of Vin.
- (1pt) What is the minimum  $V_{out}$  value that this inverter puts out?\_\_\_\_
- h) (2pt) If that value were fed into a second inverter of the same design, what would be  $V_{out}$ ? \_\_\_\_
- (1pt) What is the static power drawn by this gate if  $V_{in} = V_{dd} = 5V$ .  $5V \times 45$  yea = 2.25 m w

Vout Vas	$V_{\rm dsp}$	$V_{gsp}$	$I_{dsp}$	za windeleton-kaneki) jek (dicinte	V <sub>in</sub>	V <sub>out</sub>
5V	0	0	0	0	5V	and a second a second and a second a second and a second a second and a second and a second and a second and
4V		-/	10	10	4V	1.2
3V	Jan Jan		-70	70	3V	1.6
2V	**************************************	-3	-220	20	2V	2 . 8
1V	-4	Control of the contro	-450	159	1V	4-5
0	-5	5	-760	74	0	5


Note: yes, several of these answers are trivial.





Name	
------	--

- 7. (20pt) Consider a CMOS inverter from the AMI 0.6um process where the P type is 2.5X wider than the N type. The following is an overlay of the N and P type IVs from the spreadsheet.
  - a) (5pt) Fill in the Vout vs Vin characteristics. (Circle the points on the graph you used to get these)
  - b) (5pt) Fill in the table of Ids vs Vin characteristics
  - c) (4pt) What is the value of  $\beta_p$  in terms of  $\beta_n$ ?
  - d) (3pt) What is the max current? \_\_\_\_\_\_\_\_ uA
  - e) (3pt) Estimate the value of Vin that represents the dividing point between a "1" and a "0" V Explain why.



Vin	Vout	Ids
0	5	0
1	5	0
2	4.5	100
2.5	1	160
5		
3	,4	89
4	Õ	0
5	Ò	0

$$\beta_0 = \frac{960}{1120} \beta_n = .857 = \frac{6}{7}$$