VLSI Design Homework

Due Wednesday October 11

This is a short assignment since there's an exam.

• Synthesize your Verilog design for a 16-bit carry bypass (carry skip) adder using Leonardo
• Auto-place-and-route the design using ICStation
• Don't worry about fixing any final overflows that remain after routing.
• Determine the dimensions of the final design