

EE566 Solid State Devices

Spring 2005

Dept of Electrical Engineering

University of Notre Dame

Instructor: Debdeep Jena (djena@nd.edu, x8835)

Assignment 10 SOLUTIONS

7.18

(a) $Q_n(y) = C_{ox} \cdot [V_G - V_T - V(y)]$

$I_D = \mu_n C_{ox} \frac{W}{L} [(V_G - V_T - \frac{1}{2} V_D) V_D]$

$= W Q_n(y) \cdot \mu_n \frac{\partial V(y)}{\partial y} = W C_{ox} [V_G - V_T - V(y)] \mu_n \frac{\partial V(y)}{\partial y}$

$(V_G - V_T - \frac{1}{2} V_D) V_D = L \cdot [V_G - V_T - V(y)] \frac{\partial V(y)}{\partial y}$ ✓

$\int_0^y (V_G - V_T - \frac{1}{2} V_D) V_D \cdot dy = L \int_0^y (V_G - V_T - V(y)) dV(y)$

$V(y=0) = 0$

$\therefore (V_G - V_T - \frac{1}{2} V_D) V_D \cdot y = L (V_G - V_T) V(y) - \frac{1}{2} V_D y^2$

$\frac{1}{2} V_D y^2 - (V_G - V_T) V(y) + \frac{1}{L} (V_G - V_T - \frac{1}{2} V_D) V_D \cdot y = 0$

$V(y) = (V_G - V_T) \pm \sqrt{(V_G - V_T)^2 - \frac{2}{L} (V_G - V_T - \frac{1}{2} V_D) V_D y}$

$E(y) = - \frac{\partial V(y)}{\partial y} = \pm \frac{\frac{2}{L} (V_G - V_T - \frac{1}{2} V_D) V_D}{2 \sqrt{(V_G - V_T)^2 - \frac{2}{L} (V_G - V_T - \frac{1}{2} V_D) V_D y}} \hat{y}$

Since $V_D > 0$, so the electric field is $-y$ direction

$E(y) = - \frac{(V_G - V_T - \frac{1}{2} V_D) V_D}{L \sqrt{(V_G - V_T)^2 - \frac{2}{L} (V_G - V_T - \frac{1}{2} V_D) V_D y}} \hat{y}$

$V(y) = (V_G - V_T) - \sqrt{(V_G - V_T)^2 - \frac{2}{L} (V_G - V_T - \frac{1}{2} V_D) V_D y}$

(b) At the edge of saturation

$V_{Dsat} = V_G - V_T$

$E(y) = - \frac{(V_G - V_T - \frac{1}{2} (V_G - V_T)) (V_G - V_T)}{L \sqrt{(V_G - V_T)^2 - \frac{2}{L} (V_G - V_T - \frac{1}{2} (V_G - V_T)) (V_G - V_T) y}}$

$V(y) = (V_G - V_T) - \sqrt{(V_G - V_T)^2 - \frac{2}{L} (V_G - V_T - \frac{1}{2} (V_G - V_T)) (V_G - V_T) y}$


PROBLEM 1

ASSGN 10 - Soln by K. Wang

$$E(y) = -\frac{(V_G - V_T)}{2L\sqrt{1 - y/L}} = -\frac{V_{Dsat}}{2\sqrt{L^2 - yL}}$$

$$V(y) = (V_G - V_T) \left(1 - \sqrt{1 - y/L}\right) = V_{Dsat} \left(1 - \sqrt{1 - y/L}\right)$$

(c)



As we see near the drain/channel interface, the electric field is very large because the carrier density is very low. With LDD, there will be a low dopant gradient so the electric field is reduced to minimize breakdown and hot-electron effect.

9.16

PROBLEM 2, ASSIGN 10
Solu by K. WANG

$$E_{eff} = \frac{(V_G - V_T)}{6 \times \epsilon_{ox}} + \frac{(V_T + V_D)}{3 \times \epsilon_{ox}} =$$

0.556	MV/cm	$V_{DD} = 3.3$ V	NMOS
0.744	mV/cm	$V_{DD} = 5$ V	NMOS
0.4	MV/cm	$V_{DD} = 3.3$ V	PMOS
0.589	MV/cm	$V_{DD} = 5$ V	PMOS

$$\mu_{eff} = \frac{\mu_0}{1 + (E_{eff}/E_0)^2} =$$

3.846 $\times 10^2$	cm^2/Vs	$V_{DD} = 3.3$ V	NMOS
3.07 $\times 10^2$	cm^2/Vs	$V_{DD} = 5$ V	NMOS
1.018 $\times 10^2$	cm^2/Vs	$V_{DD} = 3.3$ V	PMOS
86.9	cm^2/Vs	$V_{DD} = 5$ V	PMOS

$$V_{sat} = \begin{cases} 8 \times 10^6 \text{ cm/s} & \text{electrons} \\ 6 \times 10^6 \text{ cm/s} & \text{holes} \end{cases}$$

$$E_{sat} = 2 \frac{V_{sat}}{\mu_{eff}} =$$

4.16 $\times 10^4$	V/cm	$V_{DD} = 3.3$ V	NMOS
5.21 $\times 10^4$	V/cm	$V_{DD} = 5$ V	NMOS
1.179 $\times 10^5$	V/cm	$V_{DD} = 3.3$ V	PMOS
1.38 $\times 10^5$	V/cm	$V_{DD} = 5$ V	PMOS

$$V_{Dsat} = \frac{E_{sat} \cdot L_{eff} (V_G - V_T)}{E_{sat} L + (V_G - V_T)}$$

$$C_{ox} = \frac{\epsilon}{d} = \frac{3.9 \times 8.854 \times 10^{-14}}{15 \times 10^{-7}} = 2.3 \times 10^{-7} \text{ f/}\mu\text{m}^2$$

$$I_{Dsat} = W C_{ox} (V_G - V_T - V_{Dsat}) V_{Dsat}, \quad g_{msat} = W V_{Dsat} C_{ox} \frac{(V_G - V_T)(V_G - V_T + 2E_{sat})}{(V_G - V_T + E_{sat}L)}$$

	NMOS		PMOS	
	$V_{DD} = 3.3$ V	$V_{DD} = 5$ V	$V_{DD} = 3.3$ V	$V_{DD} = 5$ V
$L = 0.5 \mu\text{m}$	$V_{Dsat} = 1.1356$ V $I_{Dsat} = 26.6$ μA $g_{msat} = 14.78$ $\mu\text{A/V}$	$V_{Dsat} = 1.622$ V $I_{Dsat} = 49.315$ μA $g_{msat} = 15.8$ $\mu\text{A/V}$	$V_{Dsat} = 2.383$ V $I_{Dsat} = 22.3541$ μA $g_{msat} = 8.91$ $\mu\text{A/V}$	$V_{Dsat} = 3.1214$ V $I_{Dsat} = 35.6158$ μA $g_{msat} = 9.67$ $\mu\text{A/V}$
$L = 0.02 \mu\text{m}$	$V_{Dsat} = 0.08$ V $I_{Dsat} = 46.398$ μA $g_{msat} = 18.399$ $\mu\text{A/V}$	$V_{Dsat} = 0.1617$ V $I_{Dsat} = 77.3166$ μA $g_{msat} = 18.406$ $\mu\text{A/V}$	$V_{Dsat} = 0.227$ V $I_{Dsat} = 52.173$ μA $g_{msat} = 13.77$ $\mu\text{A/V}$	$V_{Dsat} = 0.2655$ V $I_{Dsat} = 75.09$ μA $g_{msat} = 13.78$ $\mu\text{A/V}$
I_D improvement (commence on back of page)	74.4%	56.78%	133.6%	110.83%


The "constant-field scaling" is to reduce the size of the devices and passive elements in a manner such that internal electric field is remain constant.



(May 2nd, 05) Debdeep Jena

ASSIGNMENT 10, PROBLEM 3 (a). (Solu is given in detail!).


In class, we had obtained the EXACT expression for the surface electric field, given by



$$|E_s| = \sqrt{\frac{2kT N_A}{\epsilon_s}} \left[\left(e^{-\frac{q\phi_s}{kT} + \frac{q\phi_B}{kT}} - 1 \right) + \frac{n_i^2}{N_A^2} \left(e^{\frac{q\phi_s}{kT} - \frac{q\phi_B}{kT}} - 1 \right) \right]^{1/2}$$

Under sub-threshold condition (weak inversion),

$$\phi_B < \phi_s < 2\phi_B \Rightarrow \frac{q\phi_s}{kT} \gg 1$$



$$\Rightarrow |E_s| \approx \sqrt{\frac{2kT N_A}{\epsilon_s}} \left[\frac{q\phi_s}{kT} + \frac{n_i^2}{N_A^2} e^{\frac{q\phi_s}{kT}} \right]^{1/2}$$

$$\Rightarrow Q_{s, \text{tot}} \approx \epsilon_s |E_s| = Q_{\text{depl}} + Q_{\text{inv}}$$

Just under threshold, $|\phi_s - 2\phi_B| \ll 2\phi_B$ and $\phi_s < 2\phi_B$.

Also note that $\frac{n_i^2}{N_A^2} = e^{-\frac{2q\phi_B}{kT}}$

$$\Rightarrow Q_{s, \text{tot}} \approx \sqrt{2\epsilon_s kT N_A} \left[\frac{q\phi_s}{kT} + e^{\frac{q(\phi_s - 2\phi_B)}{kT}} \right]^{1/2}$$

$$= \sqrt{2q\epsilon_s N_A \phi_s} \left[1 + \frac{e^{\frac{q(\phi_s - 2\phi_B)}{kT}}}{\frac{q\phi_s}{kT}} \right]^{1/2}$$

$$\approx \sqrt{2q\epsilon_s N_A \phi_s} \left[1 + \frac{1}{2} \frac{e^{\frac{q(\phi_s - 2\phi_B)}{kT}}}{\frac{q\phi_s}{kT}} \right]$$

$$Q_{s, \text{tot}} \approx \underbrace{\sqrt{2q\epsilon_s N_A \phi_s}}_{Q_{\text{depl}}} + \underbrace{\sqrt{\frac{\epsilon_s q N_A}{2\phi_s}} \left(\frac{kT}{q} \right) e^{\frac{q(\phi_s - 2\phi_B)}{kT}}}_{Q_{\text{inv}}}$$

Assign 10, prob 3a - contd...

Q_{scpe} does not contribute to subthreshold current.

All subthreshold current is due to Q_{inv} .

We have derived before that

$$I_{\text{DS}} = \mu_{\text{eff}} \frac{W}{L} \int_0^{V_{\text{DS}}} |Q_{\text{inv}}(V)| dV \quad \text{--- (a)}$$

$$Q_{\text{inv}} = \sqrt{\frac{\epsilon_s q N_A}{2 \phi_s}} \left(\frac{kT}{q}\right) e^{\frac{q(\phi_s - 2\phi_B)}{kT}} \quad \text{for MOS capacitors}$$

With a Drain-source bias, $\phi_s \rightarrow \phi_s - V(y) = (\phi_s - V)$

$$\Rightarrow Q_{\text{inv}}(V) = \sqrt{\frac{\epsilon_s q N_A}{2 \phi_s}} \left(\frac{kT}{q}\right) e^{\frac{q(\phi_s - 2\phi_B - V)}{kT}}$$

From (a),

$$\Rightarrow I_{\text{DS}} = \mu_{\text{eff}} \frac{W}{L} \sqrt{\frac{\epsilon_s q N_A}{2 \phi_s}} \left(\frac{kT}{q}\right)^2 e^{\frac{-2q\phi_B}{kT}} e^{\frac{q\phi_s}{kT}} \left(1 - e^{-\frac{qV_{\text{DS}}}{kT}}\right) \quad \text{(b)}$$

$$\phi_s = f(V_G) \rightarrow V_G = V_{\text{FB}} + \phi_s + \frac{\sqrt{2\epsilon_s q N_A \phi_s}}{C_{\text{ox}}}$$

Using the 'good' approximation,

$$\phi_s - 2\phi_B \approx \frac{V_G - V_T}{\left(1 + \frac{C_{\text{depl}}}{C_{\text{ox}}}\right)} = \eta(V_G - V_T)$$

$$\text{(b) becomes } \rightarrow I_{\text{DS}} (\text{Subthreshold}) \approx \underbrace{\mu_{\text{eff}} \frac{W}{L} \left(\frac{3 \cdot \text{tox}}{x_{\text{depl}}}\right)}_{I_{\text{D0}}} \left(\frac{kT}{q}\right)^2 \left(1 - e^{-\frac{qV_{\text{DS}}}{kT}}\right) e^{\frac{q\eta(V_G - V_T)}{kT}}$$


$$\therefore I_{\text{DS}} (V_{\text{DS}}, V_{\text{GS}}) \approx I_{\text{D0}} \left(1 - e^{-\frac{qV_{\text{DS}}}{kT}}\right) e^{\frac{q\eta(V_{\text{GS}} - V_T)}{kT}}$$

Subthreshold

Note: $I_{\text{DS}}(V_{\text{DS}}=0, V_{\text{GS}}) = 0$,
Very consistent.

p.3. a) when $V_G < V_T$, the MOSFET is like a n-p-n BJT, explain why? -- (See skh--)

$$I_D = I_{D0} \cdot \exp\left(\frac{q\phi_B}{kT}\right)$$



under the gate metal, the depletion layer in semiconductor acts as a capacitor.

SEE SOLUTIONS


$$\phi_B = \frac{V_{GS}}{1 + C_{dep}/C_{ox}}$$

$$= \frac{V_{GS}}{1 + \frac{\epsilon_{Si} t_{dep}}{\epsilon_{SiO_2} t_{ox}}}$$

$$\frac{\epsilon_{Si}}{\epsilon_{SiO_2}} \approx 3, \quad \therefore \phi_B = \frac{V_{GS}}{1 + 3 \frac{t_{ox}}{t_{dep}}}$$

$$\therefore I_{D_s} \approx I_{D_0} \exp\left(\frac{q\beta V_{GS}}{kT}\right) \quad \text{where } \beta = \frac{1}{1 + 3 \frac{t_{ox}}{t_{dep}}}$$

(b)



S describes how the dark current changes with applied gate bias. At sub-threshold region, the source-drain current should be as small as possible. If we consider it as a npn BJT, changing the gate voltage is similar to change the barrier of emitter and base. So

$$I \propto \exp\left(\frac{qV_{EB}}{kT}\right)$$

In this case, the minimum S is $\eta=1$,
 $S = \ln 10 \frac{kT}{q} = 60 \text{ meV/decade}$.


For smaller S , we can "Turn on" and "Turn off" MOSFET more quickly, so good for digital applications.

If the gate length is decreased, in subthreshold region the MOSFET is like BJT, gate length is like base width. The current is diffusion current so with smaller gate length, the current is increased.

(d) Tunneling diode can improve S



In a tunneling diode, when the fermi-level outside the quantum well is aligned the same with eigenstate inside the well, the current will tunnel through, otherwise there is no current.




d) Tunnel transistors have lower sub-threshold currents and hence low S . Also, the vertical integration of submicron P-MOSFETs in 2 separate layers of SOI device islands fabricated using selective epitaxial growth and epitaxial lateral overgrowth of Si produces a PMOSFET with S as low as 65 mV/dec [John Denton, Purdue]. Carbon nanotube FETs also seem to promise low S .

Problem 4 - ASSIGNMENT 1 D - SOLN BX
ANJALI.

Short Channel Effects are:-


(i) Source - Drain Charge Sharing:-



The fixed substrate-depletion charge $Q_d = -q N_A x_{dmax} WL$. We see 2 pieces of the rectangular charge region that are also parts of the source and drain p-n junctions. Therefore no gate voltage is required to deplete the mobile charge from these regions.


Because, some of the bulk charge in short channel MOSFETs is supplied by the drain-source depletion regions, the amount that must be induced by the gate decreases, consequently reducing V_T .

- (ii) Drain Induced Barrier Lowering (DIBL) This effect refers to the influence of V_D on ϕ_s (the barrier to e^- flow at the np junction near the oxide surface at the source). The density of e^- entering the channel increases exponentially when the barrier is lowered linearly. In LONG channel MOSFETs only V_{GS} lowers ϕ_s . However, with short channel lengths even a high enough Drain voltage (V_D) can lower ϕ_s .



We can see, from the above conduction band diagram, that when $V_D \uparrow$, the surface barrier lowers for short channel MOSFETs.


The subthreshold current is greatly influenced by DIBL, and ^{while} in long-channel Mosfets, the subthreshold current is independent of V_D , In S-C MOSFETS, it varies with V_D .




Thus, at a given V_G , if $V_D \uparrow$,
 $I_D \uparrow$.

(iii) Sub-Surface Punch-through

This effect refers to the influence of V_D on the source n-p junction e^- barrier, in the substrate, away from the surface. The surface p region in NMOS is more heavily doped than the bulk, making it possible at high V_D for the drain-substrate depletion region to short with the source-substrate depletion region.



higher and higher V_D




This leads to unacceptably high leakage currents in normally OFF devices

(iv) Mobility Degradation


Mobility degradation can be expressed by the following equation:

$$\mu_{eff} = \frac{\mu_0}{1 + \left(\frac{E_{eff}}{E_0}\right)^\gamma}, \text{ as } E_{eff} \uparrow, \mu_{eff} \downarrow$$



This is a concern for both long and short channel MOSFETs. But more so, for short channel MOSFETs because the power supply voltage is not scaled as much as suggested by constant field scaling. Hence, $E_{eff} \uparrow, \mu_{eff} \downarrow$

(v) Velocity Saturation



At lower field, velocity $\propto E$.
But, in short-channel MOSFETs, fields reach very high values, and carrier velocities approach a limiting value.


(vi) Drain current

In long channel MOSFETs, we have,


$$I_D = \frac{\mu_n C_{ox} W}{L} \left[(V_G - V_T) V_D - \frac{V_D^2}{2} \right] \text{ till } V_D < V_{Dsat}$$

$$I_{Dsat} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_G - V_T)^2$$

But in short channel MOSFETs, the relation is not so simple. Reducing the channel length from $2 \mu\text{m}$ to $0.02 \mu\text{m}$, will not increase the drain current by 100 times. All the short-channel effects come into play, making the gain smaller.



(vii) Speed



Thus, we see that the speed of MOSFETs changes from $\frac{1}{L}$ dependence to $\frac{1}{L^2}$ dependence in the short-channel regime.

